

Composition Dependent Electrical Transport in $\text{Si}_{1-x}\text{Ge}_x$ Nanosheets with Monolithic Single-Elementary Al Contacts

Lukas Wind, Masiar Sistani, Raphael Böckle, Jürgen Smoliner, Lada Vukusić, Johannes Aberl, Moritz Brehm, Peter Schweizer, Xavier Maeder, Johann Michler, Frank Fournel, Jean-Michel Hartmann, and Walter M. Weber*

$\text{Si}_{1-x}\text{Ge}_x$ is a key material in modern complementary metal-oxide-semiconductor and bipolar devices. However, despite considerable efforts in metal-silicide and -germanide compound material systems, reliability concerns have so far hindered the implementation of metal- $\text{Si}_{1-x}\text{Ge}_x$ junctions that are vital for diverse emerging “More than Moore” and quantum computing paradigms. In this respect, the systematic structural and electronic properties of Al- $\text{Si}_{1-x}\text{Ge}_x$ heterostructures, obtained from a thermally induced exchange between ultra-thin $\text{Si}_{1-x}\text{Ge}_x$ nanosheets and Al layers are reported. Remarkably, no intermetallic phases are found after the exchange process. Instead, abrupt, flat, and void-free junctions of high structural quality can be obtained. Interestingly, ultra-thin interfacial Si layers are formed between the metal and $\text{Si}_{1-x}\text{Ge}_x$ segments, explaining the morphologic stability. Integrated into omega-gated Schottky barrier transistors with the channel length being defined by the selective transformation of $\text{Si}_{1-x}\text{Ge}_x$ into single-elementary Al leads, a detailed analysis of the transport is conducted. In this respect, a report on a highly versatile platform with $\text{Si}_{1-x}\text{Ge}_x$ composition-dependent properties ranging from highly transparent contacts to distinct Schottky barriers is provided. Most notably, the presented abrupt, robust, and reliable metal- $\text{Si}_{1-x}\text{Ge}_x$ junctions can open up new device implementations for different types of emerging nanoelectronic, optoelectronic, and quantum devices.

1. Introduction

Over the last decades, the integration of $\text{Si}_{1-x}\text{Ge}_x$ and Ge on Si have allowed for the realization of high-speed heterojunction bipolar transistors. More recently, $\text{Si}_{1-x}\text{Ge}_x$ materials have found application as active regions and raised epitaxial source

and drain electrodes in highly scaled p-channel field-effect transistors (FETs) for the realization of very-large-scale integration (VLSI) systems.^[1] Despite these efforts, the continuous scaling of metal-oxide-semiconductor field-effect transistors (MOSFETs) is approaching physical limits where the nature of deterministic charge carrier separation between source and drain by an energy barrier is not applicable anymore.^[2,3] In the quest of overcoming scaling limitations, new lines of research arose. Device research has shifted toward new architectures, materials, and technologies to enable “More than Moore” paradigms,^[4] extending the mature Si complementary metal-oxide-semiconductor (CMOS) platform.^[5] In this regard, $\text{Si}_{1-x}\text{Ge}_x$ and Ge active regions integrated on Si platforms are promising candidates for future optoelectronic devices^[6] and the realization of energy efficient steep subthreshold switches such as band-to-band tunneling transistors (TFETs),^[7,8] negative capacitance Ge nanowire FETs,^[9,10] and positive feedback FETs.^[11] Conventionally, degenerately

doped semiconductor regions in combination with thin layers made of transition-metal semiconductor alloys, such as metal-silicides^[12] and metal-germanides,^[13] have been used to obtain ohmic contacts to most $\text{Si}_{1-x}\text{Ge}_x$ and Ge based devices. Toward the achievement of ohmic contacts, pinning-free metal semiconductor contacts have been explored in Si and Ge through

L. Wind, M. Sistani, R. Böckle, J. Smoliner, W. M. Weber
Institute of Solid State Electronics
Technische Universität Wien
Gußhausstraße 25-25a, Vienna 1040, Austria
E-mail: walter.weber@tuwien.ac.at

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/smll.202204178>.

© 2022 The Authors. Small published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

DOI: 10.1002/smll.202204178

L. Vukusić, J. Aberl, M. Brehm
Institute of Semiconductor and Solid State Physics
Johannes Kepler University
Altenberger Straße 69, Linz 4040, Austria

P. Schweizer, X. Maeder, J. Michler
Swiss Federal Laboratories for Materials Science and Technology
Laboratory for Mechanics of Materials and Nanostructures
Feuerwerkstrasse 39, Thun 3602, Switzerland

F. Fournel, J.-M. Hartmann
CEA-LETI
University Grenoble Alpes
17 Avenue des Martyrs, Grenoble 38000, France

the use of thin insulator interlayers, such as thermal Si₃N₄,^[14] titania,^[15] and Ni-oxide^[16] interlayers amongst others. Lately, the use of Bismuth contacts having a comparatively low electron density, have successfully shown to minimize pinning effects in Si and Ge.^[17] Nevertheless, as dimensions of semiconductor devices scale down, precise dopant control and thus contact properties get affected by statistical variability in dopant concentration.^[18] Additionally, surface depletion effects and even the dielectric mismatch between the semiconductor region and the surrounding insulator induce severe problems.^[19] To address these issues, diverse emerging electronic device concepts consider metallic junctions providing the functional diversification of transistors.^[20,21] Thereto, device concepts include Schottky barrier field effect transistors (SBFETs) with low or even negligible barrier heights, either achieved through dopant segregation^[22,23] or the use of ultrathin insulator depinning interlayers^[14–16] as well as the selective control of charge carrier type and concentration in so called reconfigurable FETs (RFETs).^[24–27] The later are capable to overcome the static nature of CMOS by runtime reconfiguration of the transistor, that is, by programming the predominant charge carrier type. Beyond the use in emerging nanoelectronic devices, Si_{1-x}Ge_x and Ge further offer an inherently strong spin-orbit coupling and the ability to host superconducting pairing correlations, providing a high potential for encoding, processing, or transmitting quantum information.^[28] Consequently, integrated into hybrid superconductor–semiconductor devices, such as a Josephson field-effect transistors, gate-tunable superconducting qubits could be realized.^[28] Thereto, the use of highly transparent superconducting contacts is essential.^[29] Irrespective of the field of application, reproducible, void-free, and reliable electrical contacts with defined properties and contact area are highly important. Moreover, the strength of the Fermi level pinning, the related contact resistivities and the yield of functional devices typically depend on the actual stoichiometry and crystallographic phase and interface orientation of the metallic material having intimate contact with the semiconductor according to the metal induced gap states (MIGS)^[30] and chemical bonding theories.^[31] To overcome the difficulty in reproducibility and in the deterministic definition of the metal phase in metal-Si/Ge heterostructures,^[32] contacts composed of single-element metals are a highly rewarding strategy for diverse next-generation nanoelectronic, optoelectronic, and quantum devices^[33–36] as well as for providing strategies for pinning-free contacts as shown recently with Bi/Si and Bi/Ge contact systems.^[17] Despite a vast variety of different nanoelectronic,^[37,38] optoelectronic,^[39,40] and superconductor–semiconductor hybrid devices^[41–43] based on Si_{1-x}Ge_x layers of various compositions, a systematic investigation of the structural and electronic properties of Al-Si_{1-x}Ge_x heterostructures obtained from a thermally induced Al-Si_{1-x}Ge_x exchange is still not available. In this respect, the work at hand discusses the Si_{1-x}Ge_x composition-dependent properties of SBFETs based on monolithic and single-crystalline heterostructures with abrupt and flat junctions. The thereof obtained Si_{1-x}Ge_x devices reveal distinctly different injection capabilities ranging from highly transparent contacts to distinct Schottky barriers for electrons and holes, that could be a key building block for emerging nanoelectronic, optoelectronic, and quantum devices.

2. Results and Discussion

In this paper, we report on the systematic investigation of a thermally induced Al-Si_{1-x}Ge_x exchange in nanosheets patterned from nominally undoped Si_{1-x}Ge_x layers of different stoichiometric composition that were epitaxially grown on silicon on insulator (SOI) wafers. Such stacks for active regions are highly relevant for the diverse emerging nanoelectronic devices discussed in the Introduction. A high-resolution scanning transmission electron microscopy (HRSTEM) image of an epitaxially grown vertical Si-Si_{1-x}Ge_x-Si stack is shown in Figure S1, Supporting Information. To demonstrate the potential of this approach and material system, we systematically investigate the electrical properties of Al-Si_{1-x}Ge_x-Al heterostructures based on omega-gated SBFETs. The presented study focuses on a monolithic contact formation via a thermally induced exchange reaction between the Si and Si_{1-x}Ge_x layers and Al contact pads, carried out by rapid thermal annealing (RTA) at $T = 774$ K. In comparison to other metals, as for example, Ni, Pt, Co, or Cu, Al does not form any intermetallic phases.^[32] Instead, single-elementary Al contacts to Si/Ge are obtained.^[36,44] Moreover, the Al-Si_{1-x}Ge_x material system retains its elementary composition even in the event of applying subsequent annealing steps, thus allowing for the formation of reliable and abrupt metal–semiconductor junctions. In contrast, other metals tend to form various temperature- as well as crystal orientation dependent silicide or germanide alloy phases within the finally obtained structure.^[32,45] **Figure 1a** shows a schematic illustration of the obtained heterostructure after RTA, enabling a monolithic integration of the epitaxially grown Si_{1-x}Ge_x stack into axially extended metal–semiconductor heterostructures (see magnified view in the inset of Figure 1b). The false-color SEM image in Figure 1b shows dark segments (colored in green) extending from the Al contact pads, which prolonged within the Si_{1-x}Ge_x nanosheet (colored in red) during annealing. The formation of this metal–semiconductor heterostructure can be understood by examining the phase diagram and the diffusion behavior of the Al–Ge^[46] and Al–Si^[47] material system for the applied RTA process at $T = 774$ K (see Table S1, Supporting Information). Whereas the diffusion coefficients of Ge and Si in Al as well as the Al self-diffusion (Al in Al) are comparatively high, the diffusion coefficients of Al in Ge^[48,49] and Si^[50,51] are several orders of magnitude smaller. According to this distinct asymmetry, Al is effectively supplied via fast self-diffusion from the Al source and released to the Si_{1-x}Ge_x nanosheet to compensate Si_{1-x}Ge_x outdiffusion (see Table S1 and Figures S2 and S3, Supporting Information). Provided that Si_{1-x}Ge_x diffusion in Al takes place through interstitials,^[52] it is assumed that Si and Ge atoms can diffuse across the entirely exchanged Al segment and ultimately through the Al pads and/or to the structure surface, depending on the available surface passivation. Considering the relatively low annealing temperature of $T = 774$ K and the short annealing duration (≤ 5 min), the diffusion of Ge in Si and vice versa should be negligible.^[53] Interestingly, extended annealing resulted in the full nanosheet being transformed into pure Al, resulting in a resistivity of $\rho = (9.7 \pm 4.4) \times 10^{-8} \Omega \text{ m}$. Because of an increased influence of surface scattering in nanostructures,^[54] the obtained resistivity is ≈ 3.5 times larger than that of bulk Al.^[49] Further, the resistivity of the obtained Al nanosheets




Figure 1. a) Schematic illustration of the Al-Si_{1-x}Ge_x-Al heterostructure after the thermally induced Al-Si_{1-x}Ge_x exchange. b) False-color SEM image showing an actual device. The zoomed-in view shows a schematic of the epitaxially grown Si-Si_{1-x}Ge_x-Si stack monolithically embedded in the proposed metal-semiconductor heterostructure. c) Overview STEM image and EDX map of the entire axial Al-Si_{1-x}Ge_x-Al heterostructure monolithically integrated with Al contacts.

from two-point I/V measurements as a function of temperature in the range between $T = 77.5$ and 400 K compared to bulk Al can be seen in Figure S4, Supporting Information. In agreement with the decrease of phonon scattering at lower temperatures of metals,^[55] a decrease of resistivity for lower temperatures is evident. Notably, upon cooling below the transition temperature of Al ($T_C = 1.25$ K),^[56] the Al nanosheets were found to be superconducting, which is an essential prerequisite for future superconductor-semiconductor hybrid devices based on the proposed Al-Si_{1-x}Ge_x-Al platform. At room-temperature, breakdown current densities of $J_{\max} = (8.9 \pm 2) \times 10^{11}$ A m⁻², comparable to that of Ni_xSi_{1-x}-Si NWs, were measured.^[57] Importantly, the conducted measurements of pure Al nanosheets suggest reliable high-quality metallic contacts with negligible parasitic series resistance to the Si_{1-x}Ge_x channel. To reveal the composition of the obtained Al-Si_{1-x}Ge_x-Al heterostructures, Figure 1c depicts an overview cross-sectional TEM image and energy-dispersive X-ray spectroscopy (EDX) map showing the entire axial Si-Si_{1-x}Ge_x-Si heterostructure monolithically integrated with Al contacts. These investigations show the presence of both a distinct Al-Si as well as an Al-Si-Si_{1-x}Ge_x interface.

Next, we conducted detailed investigations by TEM and EDX of all Si_{1-x}Ge_x compositions to better understand the structural properties and the elemental composition of the obtained Al-Si_{1-x}Ge_x-Al heterostructures. Exemplary for the Al-Si_{1-x}Ge_x diffusion behavior, the following discussion is based on the sample with a Si_{0.25}Ge_{0.75} layer in vertical Si-Si_{1-x}Ge_x-Si arrangement monolithically embedded between two Al contacts. Thereto, a special focus was set on the Al-Si_{1-x}Ge_x interface.

As shown in Figure 2a and representative for all investigated Si_{1-x}Ge_x compositions, a double interface between the Al contacts obtained from the exchange reaction and the apparently pristine Si_{1-x}Ge_x region was found. In-between the Al reacted part and the unreacted Si_{1-x}Ge_x an Al-Si-Si_{1-x}Ge_x multi-heterojunction is formed, which is indicated in the orange box of Figure 2b. This is in agreement with previous investigations of the Al diffusion in Si_{0.67}Ge_{0.33} nanowires.^[58] Remarkably, utilizing this thermal exchange mechanism, no grain boundaries as well as lattice mismatches are observed. Moreover, using molecular beam epitaxy (MBE)-grown layers, featuring pronounced stacking capabilities (see Experimental Section) no lattice mismatches between the semiconducting layers are observed. Interestingly, independent of the Si_{1-x}Ge_x composition, the Al-Si-Si_{1-x}Ge_x double interface was evident. As also the pure Ge layer showed this junction, it is most likely that the Si-rich segment is related to the presence of the Si device layer below the Si_{1-x}Ge_x layer. This finding is in contrast to the aforementioned investigations on the Si_{0.67}Ge_{0.33} nanowires, where the Si-rich region between the reacted and unreacted part of the nanowire was assumed to be a result of the Al-Si_{1-x}Ge_x diffusion dynamics.^[58] To entirely clarify the origin of the formed axial Al-Si-Si_{1-x}Ge_x multi-heterojunction and gain more detailed insights regarding the diffusion dynamics, temperature-dependent in situ TEM heating experiments would be necessary, which is a very complex task involving the heating of a cross-sectional TEM lamella. With respect to the crystal structure, the remaining Si_{1-x}Ge_x segment showed a diamond structure, while the intruded Al contact was identified as a face-centered




Figure 2. a) Overview HRSTEM image of the entire Al-Si_{1-x}Ge_x-Al heterostructure and b) close-up view of the metal–semiconductor interface. c) EDX map of the Al-Si-Si_{1-x}Ge_x junction and d) respective EDX linescan across the abrupt Al-Si-Si_{1-x}Ge_x and Al-Si interface. The color coding is carried over from Figure 2c.

cubic structure. The Si/Si_{1-x}Ge_x is oriented in a [110]-zone axis with a 001 out-of-plane orientation. The interface between Al and Si follows a {111} facet of Si for the silicon dominated part and curves toward a {110} facet close to the Si_{1-x}Ge_x containing channel. This channel itself is terminated by two {111} facets bordering the Si interlayer. Notably, regarding reliability and reproducibility, along the entire investigated Al-Si_{1-x}Ge_x-Al heterostructures, the TEM analysis showed no signs of void-formation, which are common for bulk Al-Si_{1-x}Ge_x junctions. Besides the excellent Al-Si_{1-x}Ge_x interface quality, the proposed thermally induced Al-Si_{1-x}Ge_x exchange overcomes the complex growth kinetics of common Ni_xSi_{1-x}-Si_{1-x}Ge_x contacts, which exhibit strong variability and yield issues.^[59] Further, to obtain a more precise chemical characterization, Figure 2c shows the EDX quantification of the Al-Si-Si_{1-x}Ge_x interface. A complete replacement of the Si_{1-x}Ge_x layer by the Al during the thermal exchange reaction, without any Al contamination in the unreacted Si_{1-x}Ge_x segment was detected within the resolution limit of the EDX (<1%) measurement equipment. This assumption is in agreement with the supercurrent measurement mentioned above of the entirely exchanged region below the critical current of Al, as this would only be expected for pure Al layers. Figure 2d shows EDX linescans along the Al-Si-Si_{1-x}Ge_x as well as the Al-Si interface, revealing a sharply defined Si-rich segment sandwiched between the intruded Al contact and the unreacted Si_{1-x}Ge_x segment of ≈ 5 nm as well as an abrupt Al contact to the Si device layer.

To discuss the electrical characteristics of the obtained Al-Si_{1-x}Ge_x-Al nanosheets and their respective contact properties across their multi-heterojunctions, mesa structures were patterned and omega-shaped top-gates were fabricated atop, encompassing a 10 nm thick Al₂O₃ gate-dielectric (see inset

of Figure 3a) and Ti/Au electrodes. To achieve devices with a channel length of $L = 1 \mu\text{m}$, consecutive thermal annealing steps accompanied by SEM imaging were applied. This is enabled by the nature of the Al-Si_{1-x}Ge_x exchange resulting Si_{1-x}Ge_x nanosheets being contacted by single-elementary Al contacts. In contrast, common metal-silicides/-germanides tend to encounter phase changes with each annealing step.^[12,32,60] Operated as SBFETs and based on the transfer characteristic for applying a bias voltage of $V_D = 1 \text{ V}$, Figure 3a shows the gate-dependent conductivity of the investigated Si_{1-x}Ge_x compositions. Additionally, device performance parameters of the different top-gated Si_{1-x}Ge_x SBFETs are provided in Table S2, Supporting Information, including the conductivities (σ_{on}) and subthreshold slopes (SS). We observe a pronounced and relative symmetric ambipolar characteristic with hole-dominated transport for $V_{\text{TG}} < -1 \text{ V}$ and electron-dominated transport for $V_{\text{TG}} > 0 \text{ V}$ for the pure Si sample. However, the ambipolarity is gradually decreasing with increasing the Ge content of the Si_{1-x}Ge_x layer, with the pure Ge layer sandwiched by Si revealing pure p-type behavior. In consequence, it can be concluded that the Si-rich phase between the Al and Si_{1-x}Ge_x does not seem to influence the Fermi level pinning. We believe that this Si interlayer is too thin and thus dominant tunneling practically leaves changes in the Fermi level pinning unaffected. This behavior can be understood considering the strong Fermi level pinning of Al close to the valence band of Ge,^[61] leading to a dominant p-type conduction. In contrast, Al-Si junctions show mid-gap Fermi level pinning, resulting in an ambipolar transfer characteristic.^[44,62] In this respect, approaches to tune the strength of the Fermi level pinning were already published, as for example, introducing (nitride-)interlayers^[14] or layers of carbon nanotubes^[63] between the metal and semiconductor,




Figure 3. a) Gate-dependent conductivity of top-gated $\text{Si}_{1-x}\text{Ge}_x$ based devices for a bias voltage of $V_D = 1$ V. The inset shows a microscope image of a top-gated $\text{Al-Si}_{1-x}\text{Ge}_x\text{-Al}$ heterostructure. b) Effective energy barrier as a function of the top-gate voltage V_{TG} , obtained from the slope of the activation energy plot of $\ln(I/T^2)$ versus $1000/T$ for various $\text{Al-Si}_{1-x}\text{Ge}_x\text{-Al}$ heterostructures. The gate-tunability is visualized by the shading, which differentiates between distinct Schottky barriers (red background) and highly transparent contacts (blue background).

utilizing different passivations^[64,65] or van der Waals stacking approaches,^[66,67] leading to a reduction of the tunneling barrier thickness. Coinciding with a gradual increase of the on-current in p-mode ($V_{\text{TG}} = -5$ V), due to a lower band-gap with increasing Ge content and larger carrier concentration, the conductivity of the intrinsic point (point of lowest conductivity) is increasing by orders of magnitude and is shifted to higher gate-voltages for increasing Ge content. Assuming thermionic emission, the so called effective Schottky barrier height (eSBH) for various $\text{Si}_{1-x}\text{Ge}_x$ compositions ranging from pure Si to pure Ge nanosheets embedded in $\text{Al-Si}_{1-x}\text{Ge}_x\text{-Al}$ heterostructures was obtained from the respective slope of the activation energy plot of $\ln(I/T^2)$ versus $1000/T$ (see Figures S5–S7, Supporting Information). Analyzing the eSBH allows to investigate the symmetry of the transfer characteristic of the proposed device architectures, and additionally gives an experimental approach to quantitatively describe the dominant injection properties of charge carriers into the semiconducting channel. While the used model allows to show the tunability of the barrier injection, it needs to be considered that it does not allow to unequivocally differentiate between thermionic and tunneling injection, as the total current is taken into account for the evaluation of the eSBH. In this respect, the injection mechanism depends on the top-gate voltage V_{TG} and thus the eSBH is evaluated in dependence of the gate voltage. In this respect, the total effective activation energy is evaluated in dependence of the gate voltage. Except for the pure Si sample, all $\text{Si}_{1-x}\text{Ge}_x$ stacks showed the $\text{Al-Si}_{1-x}\text{Ge}_x$ double interface, which distinctly differs from the gate-dependent eSBHs. In good accordance with the gate-dependent conductivity shown in Figure 3a, the pure Si sample showed two relatively symmetric eSBHs for holes and electrons. Interestingly, the exact opposite is observed for increasing the Ge content to 50%, revealing transparent contacts for both electrons and holes, which is indicated by a negative activation energy for $-2 \text{ V} \leq V_{\text{TG}} \leq 2 \text{ V}$. Thus, it is evident that tunneling through a very thin barrier dominates transport resulting in a small contact resistance. Additionally, it needs to be considered that the Fermi level still pins close to the valence

band, which also affects the n-type regime ($V_{\text{TG}} > 0$ V), leading to negative eSBH values and in consequence could indicate efficient transport through the hole gas within the $\text{Si}_{1-x}\text{Ge}_x$ layer confined within the Si .^[68] Nevertheless, the conductivity of the $\text{Si}_{0.5}\text{Ge}_{0.5}$ (cf. Figure 3a) is lower in comparison to that of pure Si, as electrons still face a higher barrier than in pure Si. While for a further increase of the Ge content by 25% ($\text{Si}_{0.25}\text{Ge}_{0.75}$) the high transparency of holes remained, the barrier for electrons is clearly increasing. Complementing the presented study, the pure Ge layer revealed distinct p-type behavior with a highly transparent contact for holes. This behavior can be understood, considering that the Ge is sandwiched by Si from the top and bottom sides, which results in an abrupt discontinuity of the band structure at the Ge-Si interfaces. This is expected to induce a band offset of ≈ 500 meV^[69,70] causing a constant flow of holes from Si to Ge to maintain a constant chemical potential throughout the arrangement.^[71] Consequently, the band edges are bent at the interface, resulting in holes being confined in the Ge layer close to the Ge-Si interface, forming a hole-gas.^[72] Thus, sweeping the gate-voltage, the pure Ge layer sandwiched by Si is only capable of tuning the transparency of the junction rather than enabling electron conduction. The existence of the hole-gas in the vertically confined Si-Ge-Si stacked nanosheet is further approved by comparison with the temperature-dependent resistivity of a reference structure composed of a Ge on insulator (GeOI) wafer excluding the effects of Si layers. As seen in Figure S8, Supporting Information, the GeOI nanosheet shows a distinct increase of the resistivity, due to charge carrier freeze-out. In contrast, the vertically confined Si-Ge-Si stack reveals only a slight resistivity decrease for lower temperatures, which is in agreement with the presence of a hole-gas.

To further investigate the composition-dependent transport properties of $\text{Si}_{1-x}\text{Ge}_x$ nanosheets embedded in $\text{Al-Si}_{1-x}\text{Ge}_x\text{-Al}$ heterostructures, the temperature dependence of the transfer characteristics for applying $V_D = 1$ V between $T = 300$ and 400 K was analyzed. The pure Si sample, shown in Figure 4a, shows an increasing off-current at elevated temperatures, which can




Figure 4. Representative temperature dependent transfer characteristics of a) Si, b) $\text{Si}_{0.5}\text{Ge}_{0.5}$, c) $\text{Si}_{0.25}\text{Ge}_{0.75}$, and d) Ge nanosheets embedded in Al- $\text{Si}_{1-x}\text{Ge}_x$ -Al heterostructures for a bias voltage of $V_D = 1$ V measured in the temperature range between $T = 300$ and 400 K. The arrows indicate either a positive (up) or a negative (down) variation of the current for increasing temperature.

be attributed to thermally generated carriers over the Schottky barrier or a higher rate of injection of charge carriers through thermal assisted tunneling. Further, no substantial increase of the on-current was observed, which is in agreement with a tunneling-dominated charge injection. Such a Al-Si-Al material system is highly interesting for SBFET-based RFETs, capable of dynamically reprogramming the operation between n- and p-type even during runtime.^[73,74] In good agreement with the gate-dependent eSBH measurement, the $\text{Si}_{0.5}\text{Ge}_{0.5}$ layer showed a negative variation for both hole and electron conduction, indicating the access to two semi-transparent junction regions (see Figure 4b). Such a system is potentially interesting for SBFET based RFETs with improved on-currents compared to the Si based systems, as well as for quantum devices that enable the investigation of gate-tunable charge-carrier tunneling with both electrons and holes.^[35,75–77] Moreover, in the $\text{Si}_{0.25}\text{Ge}_{0.75}$ layer (see Figure 4c) and even more pronounced for the pure Ge layer confined by Si, (see Figure 4d) an increase of resistance of the p-mode on-state ($V_{TG} \leq 0$ V) was found, indicating that scattering is the main contribution to the resistance at elevated temperatures. This observation is a further indication for tunneling through a thin barrier, which is determining the transport, rather than thermionic emission. Such a highly transparent junction was so far only reported for alternative semiconductor systems such as between carbon nanotubes and Pd contacts^[78,79] or for the efficient use of Fermi-level depinning approaches.^[14,17] In the off-state of both $\text{Si}_{1-x}\text{Ge}_x$ compositions ($V_{TG} \geq 0$ V), the resistance decreases with increasing

temperature, indicating that thermally activated transport at the contacts is the main contribution to resistance. As the band-structure of $\text{Si}_{1-x}\text{Ge}_x$ with such high Ge contents ($\geq 70\%$) is rather closer to the one of Ge than Si,^[80] and still features electron conduction, the investigated $\text{Si}_{0.25}\text{Ge}_{0.75}$ layer might be interesting for negative differential resistance (NDR) devices based on the electron transfer effect.^[21,81,82] In contrast, the hole-gas system based on the pure Ge nanosheet confined by Si, due to the gate-tunable transparency, could be a key component for quantum computing such as gate-tunable Josephson junctions, which are an important prerequisite for gatemon or transmon qubits.^[28,29] Further, the temperature sensitivity of the obtained Al- $\text{Si}_{1-x}\text{Ge}_x$ -Al nanosheets operated in the off-regime might be very interesting for the realization of bolometers.^[40] Thereto, the temperature dependence of the off-current extracted from Figure 4 for all investigated $\text{Si}_{1-x}\text{Ge}_x$ compositions embedded in top-gated Al- $\text{Si}_{1-x}\text{Ge}_x$ -Al heterostructures is shown in Figure S9, Supporting Information. This evaluation suggests that the low off-current of Al-Si-Al heterostructures in combination with the high-temperature sensitivity would be the preferred system for bolometers. With respect to recent advances in guiding and localizing light at nanoscale, the obtained Al- $\text{Si}_{1-x}\text{Ge}_x$ -Al heterostructures, due to well-defined metal-semiconductor junctions and high-quality Al leads, might also be promising for next-generation near-infrared plasmon enhanced optoelectronic devices.^[39] Thereto, the Al leads would serve as waveguides monolithically connected to a $\text{Si}_{1-x}\text{Ge}_x$ detector, where a plasmon-driven hot-electron transfer

enhances the photocurrent. Such devices are highly interesting for a vast variety of applications such as boosting the efficiency of energy-harvesting, photocatalysis, and photodetection.^[83]

3. Conclusion

In conclusion, we have methodically investigated the thermally induced Al-Si_{1-x}Ge_x exchange in top-down fabricated Si_{1-x}Ge_x nanosheets based on SOI wafers. Structural investigations by TEM and EDX confirmed the monolithic and single-crystalline nature of the obtained metal–semiconductor–metal heterostructures. A detailed analysis of the Al-Si_{1-x}Ge_x exchange revealed abrupt and reproducible metal–semiconductor interfaces of high structural quality avoiding the common deficiencies of bulk Al-Si_{1-x}Ge_x junctions. To probe the electrical properties, the proposed Si_{1-x}Ge_x nanosheets were integrated into omega-gated SBFETs. From the gate- and temperature-dependent measurements, it is evident, that Al-Si_{1-x}Ge_x-Al heterostructures constitute a material system with highly tunable properties depending on the Si_{1-x}Ge_x composition. Pure Si nanosheets show distinct symmetric eSBHs for both electrons and holes, which are highly interesting for reconfigurable electronics based on RFETs. In contrast, for a Ge content of 50%, two transparent junctions were found, which might be used in quantum devices with gate-tunable charge-carrier tunneling for both, electrons and holes. Si_{0.25}Ge_{0.75} revealed strongly asymmetric barriers that is, a transparent junction for holes and a distinct eSBH for electrons, that due to a more Ge-like band-structure, could be used for NDR based electronics. Finally, due to the vertical Si–Ge–Si stack formed hole-gas, pure Ge nanosheets provide only hole-conduction. In this respect, the ability to tune the transparency of the junction using electrostatic gating might enable key components of quantum computing such as gate-tunable Josephson junctions. Moreover, with respect to photonic applications, the high-quality Al leads formed to all Si_{1-x}Ge_x compositions resemble plasmonic waveguides monolithically embedded with a Si_{1-x}Ge_x detector, where a plasmon-driven hot-electron transfer should enhance the photocurrent. Most importantly, the high quality of the obtained Si_{1-x}Ge_x nanosheets monolithically embedded with single-elementary Al leads may pave the way for a vast variety of next-generation nanoelectronic, optoelectronic, and quantum devices that require reliable and reproducible metal–semiconductor–metal heterostructures with abrupt and high-quality interfaces.

4. Experimental Section

Epitaxial Growth of Si_{1-x}Ge_x on SOI: For the growth of the Si_{1-x}Ge_x heterostructures on SOI substrates, recent growth strategies for the successful formation of Ge-rich but pseudomorphic 2D films with low surface roughness deposited on bulk Si substrates were adapted.^[84] The layers were grown in a Riber SIVA-45 MBE system on SOI and strained-silicon-on-insulator (sSOI) substrates, both in [100] orientation. The BOX and device layer thickness for the SOI and sSOI samples were 2 μm/30 nm and 130 nm/30 nm, respectively. The Si device layer of the sSOI has an in-plane lattice constant equal to that of a relaxed Si_{0.7}Ge_{0.3} alloy. After a standard substrate cleaning process, the substrates were dipped in hydrofluoric acid (HF 1%) to remove the native oxide before their introduction into the MBE chamber. All substrates were degassed

at 973 K for 20 min. For sample G100, grown on sSOI, a 5 nm thick Si buffer layer and a 6 nm Ge layer, were deposited followed by a 2.5 nm thick Si capping layer, all deposited at a growth temperature $T_G = 558$ K. Sample G75 received a 10 nm thick Si buffer layer, deposited on SOI substrate at a T_G , ramped from 723 to 823 K, a 6 nm thick Si_{0.25}Ge_{0.75} layer at $T_G = 548$ K and a 2.5 nm thick Si cap at $T_G = 723$ K. Finally, in sample G50, the SOI substrate was covered by a 10 nm Si buffer layer (T_G ramped from 723 to 823 K), a 5 nm thick Si_{0.5}Ge_{0.5} layer, and a 5 nm thick Si capping layer, both deposited at $T_G = 623$ K. The lower growth temperatures for layers with higher Ge contents were needed to suppress elastic and plastic strain relaxation.^[84]

Device Fabrication: The Si_{1-x}Ge_x on SOI was patterned using laser lithography and SF₆-O₂ based reactive ion etching. Atomic layer deposition (ALD) was employed to grow a high-quality ≈10 nm thick Al₂O₃ gate-oxide. Al pads contacting the obtained nanosheets were fabricated by laser lithography, 125 nm Al sputter deposition, preceded by a 15 s BHF dip (7:1) to remove the Al₂O₃ at the Al-Si_{1-x}Ge_x contact area and lift-off techniques. The Al-Si_{1-x}Ge_x exchange reaction was induced by RTA at a temperature of $T = 774$ K in forming gas atmosphere. Omega-shaped Ti/Au top-gates were fabricated atop Al-Si_{1-x}Ge_x-Al heterostructures, using a combination of electron beam lithography, Ti/Au evaporation (10 nm Ti, 100 nm Au), and lift-off techniques.

TEM Measurements: TEM lamella preparation was performed using a Tescan Lyra FIB/SEM. The TEM images were acquired using a Thermo Fisher Scientific Titan Themis 200 G3 outfitted with a SuperX detector used for the EDX maps.

Electrical Measurements: The electrical measurements as well as the temperature-dependent measurements were performed using a LakeShore PS-100 cryogenic probe station and a Keysight B1500A semiconductor analyzer.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

The authors gratefully acknowledge financial support by the Austrian Science Fund (FWF): project No.: I5383-N and Y1238-N36. The authors further thank the Center for Micro- and Nanostructures for providing the cleanroom facilities.

Conflict of Interest

The authors declare no conflict of interest.

Author Contributions

L.W. and M.S. contributed equally to this work. L.W. and M.S. performed the device fabrication. L.W., R.B. and M.S. conducted the electrical measurements. M.S. wrote the manuscript. J.S. provided expertise on theoretical interpretations of the measured data. P.S., X.M. and J.M. carried out the TEM and EDX measurements and analysis. F.F. and J.-M.H. have fabricated the used sSOI substrates. L.A., J.A. and M.B. designed and grew the samples. M.S. and W.M.W. conceived the project and contributed essentially to the experimental design.

Data Availability Statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

Keywords

aluminum, germanium, metal-semiconductor heterostructures, schottky barrier field-effect transistors, silicon

Received: July 7, 2022
Revised: August 25, 2022
Published online:

- [1] G. E. Moore, *IEEE Solid-State Circuits Soc. Newslett.* **2006**, *11*, 33.
- [2] J. D. Meindl, J. A. Davis, *IEEE J. Solid-State Circuits* **2000**, *35*, 1515.
- [3] V. Zhirnov, R. Cavin, J. Hutchby, G. Bourianoff, *Proc. IEEE* **2003**, *9*, 1934.
- [4] M. Kobayashi, *J. Inst. Image Inf. Telev. Eng.* **2016**, *70*, 324.
- [5] D. Mamaluy, X. Gao, *Appl. Phys. Lett.* **2015**, *106*, 193503.
- [6] S. Wirths, R. Geiger, N. von den Driesch, G. Mussler, T. Stoica, S. Mantl, Z. Ikonik, M. Luysberg, S. Chiussi, J. M. Hartmann, H. Sigg, J. Faist, D. Buca, D. Grützmacher, *Nat. Photonics* **2015**, *9*, 88.
- [7] A. S. Verhulst, W. G. Vandenberghe, K. Maex, S. De Gendt, M. M. Heyns, G. Groeseneken, *IEEE Electron Device Lett.* **2008**, *29*, 1398.
- [8] C. C. M. Bordallo, J. A. Martino, P. G. D. Agopian, R. Rooyackers, A. Vandooren, A. Thean, E. Simoen, C. Claeys, in *2015 30th Symp. on Microelectronics Technology and Devices (SBMicro)*, IEEE, Piscataway, NJ **2015**, pp. 1–4.
- [9] C.-J. Su, T.-C. Hong, Y.-C. Tsou, F.-J. Hou, P.-J. Sung, M.-S. Yeh, C.-C. Wan, K.-H. Kao, Y.-T. Tang, C.-H. Chiu, C.-J. Wang, S.-T. Chung, T.-Y. You, Y.-C. Huang, C.-T. Wu, K.-L. Lin, G.-L. Luo, K.-P. Huang, Y.-J. Lee, T.-S. Chao, W.-F. Wu, G.-W. Huang, J.-M. Shieh, W.-K. Yeh, Y.-H. Wang, *IEEE Int. Electron Devices Meet.* **2017**, 15.4.1.
- [10] M. H. Lee, K.-T. Chen, C.-Y. Liao, S.-S. Gu, G.-Y. Siang, Y.-C. Chou, H.-Y. Chen, J. Le, R.-C. Hong, Z.-Y. Wang, S.-Y. Chen, P.-G. Chen, M. Tang, Y.-D. Lin, H.-Y. Lee, K.-S. Li, C. W. Liu, *IEEE Int. Electron Devices Meet.* **2018**, *2018*, 31.8.1.
- [11] M. Kim, Y. Kim, D. Lim, S. Woo, K. Cho, S. Kim, *Nanotechnology* **2017**, *28*, 055205.
- [12] M. V. Rossum, K. Maex, *Properties of Metal Silicides*, INSPEC, Stevenage **1995**.
- [13] S. Gaudet, C. Detavernier, A. J. Kellock, P. Desjardins, C. Lavoie, *J. Vac. Sci. Technol., A* **2006**, *24*, 474.
- [14] B. Richstein, L. Hellmich, J. Knoch, *Micro* **2021**, *1*, 228.
- [15] D. Connelly, C. Faulkner, P. A. Clifton, D. E. Grupp, *Appl. Phys. Lett.* **2006**, *88*, 012105.
- [16] R. Islam, G. Shine, K. C. Saraswat, *Appl. Phys. Lett.* **2014**, *105*, 182103.
- [17] T. Nishimura, X. Luo, S. Matsumoto, T. Yajima, A. Toriumi, *AIP Adv.* **2019**, *9*, 095013.
- [18] T. Mikolajick, H. Ryssel, *Microelectron. Eng.* **1993**, *21*, 419.
- [19] T. Mauersberger, I. Ibrahim, M. Grube, A. Heinzig, T. Mikolajick, W. M. Weber, *Solid-State Electron.* **2020**, *168*, 107724.
- [20] A. Schuppen, M. Tortschanoff, J. Berntgen, P. Maier, D. Zerrweck, H. von der Ropp, J. Tolonics, K. Burger, in *30th European Solid-State Device Research Conf.*, IEEE, Piscataway, NJ **2000**, pp. 88–91.
- [21] M. Sistani, R. Böckle, D. Falkensteiner, M. A. Luong, M. I. Den Hertog, A. Lugstein, W. M. Weber, *ACS Nano* **2021**, *15*, 18135.
- [22] M. Zhang, J. Knoch, Q. T. Zhao, S. Lenk, U. Breuer, S. Mantl, *Proc. ESSDERC 2005, Eur. Solid-State Device Res. Conf., 35th* **2005**, *2005*, 457.
- [23] H. Zang, S. J. Lee, W. Y. Loh, J. Wang, M. B. Yu, G. Q. Lo, D. L. Kwong, B. J. Cho, *Appl. Phys. Lett.* **2008**, *92*, 051110.
- [24] A. Heinzig, S. Slesazek, F. Kreupl, T. Mikolajick, W. M. Weber, *Nano Lett.* **2012**, *12*, 119.
- [25] F. Wessely, T. Krauss, U. Schwalke, *Solid-State Electron.* **2012**, *70*, 33.
- [26] W. M. Weber, A. Heinzig, J. Trommer, D. Martin, M. Grube, T. Mikolajick, *Solid-State Electron.* **2014**, *102*, 12.
- [27] R. Böckle, M. Sistani, B. Lipovec, D. Pohl, B. Rellinghaus, A. Lugstein, W. M. Weber, *Adv. Mater. Technol.* **2022**, *7*, 2100647.
- [28] G. Scappucci, C. Kloeffel, F. A. Zwanenburg, D. Loss, M. Myronov, J.-J. Zhang, S. De Franceschi, G. Katsaros, M. Veldhorst, *Nat. Rev. Mater.* **2021**, *6*, 926.
- [29] M. Sistani, J. Delaforce, R. B. G. Kramer, N. Roch, M. A. Luong, M. I. den Hertog, E. Robin, J. Smoliner, J. Yao, C. M. Lieber, C. Naud, A. Lugstein, O. Buisson, *ACS Nano* **2019**, *13*, 14145.
- [30] W. Mönch, *Appl. Surf. Sci.* **1996**, *92*, 367.
- [31] R. T. Tung, *Phys. Rev. B* **2001**, *64*, 205310.
- [32] N. Breil, C. Lavoie, A. Ozcan, F. Baumann, N. Klymko, K. Nummy, B. Sun, J. Jordan-Sweet, J. Yu, F. Zhu, S. Narasimha, M. Chudzik, *Microelectron. Eng.* **2015**, *137*, 79.
- [33] K. El hajraoui, M. A. Luong, E. Robin, F. Brunbauer, C. Zeiner, A. Lugstein, P. Gentile, J.-L. Rouvière, M. Den Hertog, *Nano Lett.* **2019**, *19*, 2897.
- [34] L. Wind, M. Sistani, Z. Song, X. Maeder, D. Pohl, J. Michler, B. Rellinghaus, W. M. Weber, A. Lugstein, *ACS Appl. Mater. Interfaces* **2021**, *13*, 12393.
- [35] J. Ridderbos, M. Brauns, F. K. De Vries, J. Shen, A. Li, S. Kölling, M. A. Verheijen, A. Brinkman, W. G. Van Der Wiel, E. P. Bakkers, F. A. Zwanenburg, *Nano Lett.* **2020**, *20*, 122.
- [36] M. Sistani, P. Staudinger, J. Greil, M. Holzbauer, H. Detz, E. Bertagnoli, A. Lugstein, *Nano Lett.* **2017**, *17*, 4556.
- [37] N. Singh, K. D. Buddharaju, S. K. Manhas, A. Agarwal, S. C. Rustagi, G. Q. Lo, N. Balasubramanian, D. L. Kwong, *IEEE Trans. Electron Devices* **2008**, *55*, 3107.
- [38] P. S. Goley, M. K. Hudait, *Materials* **2014**, *7*, 2301.
- [39] I. Goykman, B. Desiatov, J. Khurgin, J. Shappir, U. Levy, *Nano Lett.* **2011**, *11*, 2219.
- [40] F. Zhuge, Z. Zheng, P. Luo, L. Lv, Y. Huang, H. Li, T. Zhai, *Adv. Mater. Technol.* **2017**, *2*, 1700005.
- [41] F. Vigneau, R. Mizokuchi, D. C. Zanuz, X. Huang, S. Tan, R. Maurand, S. Frolov, A. Sammak, G. Scappucci, F. Lefloch, S. De Franceschi, *Nano Lett.* **2019**, *19*, 1023.
- [42] S. De Franceschi, L. Kouwenhoven, C. Schönenberger, W. Wernsdorfer, *Nat. Nanotechnol.* **2010**, *5*, 703.
- [43] G. Katsaros, P. Spathis, M. Stoffel, F. Fournel, M. Mongillo, V. Bouchiat, F. Lefloch, A. Rastelli, O. G. Schmidt, S. De Franceschi, *Nat. Nanotechnol.* **2010**, *5*, 458.
- [44] L. Wind, R. Böckle, M. Sistani, P. Schweizer, X. Maeder, J. Michler, C. G. Murphey, J. Cahoon, W. M. Weber, *ACS Appl. Mater. Interfaces* **2022**, *14*, 26238.
- [45] J. A. Kittl, K. Opsomer, C. Torregiani, C. Demeurisse, S. Mertens, D. P. Brunco, M. J. Van Dal, A. Lauwers, *Mater. Sci. Eng., B* **2008**, *154–155*, 144.
- [46] A. J. McAlister, J. L. Murray, *Bull. Alloy Phase Diagrams* **1984**, *5*, 341.
- [47] G. F. Voort, J. Asensio-Lozano, *Microsc. Microanal.* **2009**, *15*, 60.
- [48] D. L. Beke, *Diffusion in Semiconductors*, Landolt-Börnstein - Group III Condensed Matter, Vol. 33A, Springer-Verlag, Berlin **1998**.
- [49] W. Gale, T. Totmir, *Smithells Metals Reference Book*, (Eds: E. A. Brandes, G. B. Brook), 7th ed., Reed Educational and Professional Publishing, Oxford **1992**.
- [50] T. E. Volin, R. W. Balluffi, *Phys. Status Solidi B* **1968**, *25*, 163.
- [51] A. Paccagnella, G. Ottaviani, P. Fabbri, G. Ferla, G. Queirolo, *Thin Solid Films* **1985**, *128*, 217.
- [52] M. A. Korhonen, C. A. Paszkiet, C. Y. Li, *J. Appl. Phys.* **1991**, *69*, 8083.
- [53] M. Ogino, Y. Oana, M. Watanabe, *Phys. Status Solidi A* **1982**, *72*, 535.
- [54] D. Ferry, S. Goodnick, J. Bird, *Transport in Nanostructures*, Cambridge University Press, Cambridge **2009**.

- [55] C. Durkan, M. E. Welland, *Phys. Rev. B* **2000**, 61, 14215.
- [56] P. Seidel, *Applied Superconductivity - Handbook on Devices and Applications*, Wiley-VCH, Weinheim, Germany **2015**.
- [57] Y. Wu, J. Xiang, C. Yang, W. Lu, C. M. Lieber, *Nature* **2004**, 430, 61.
- [58] M. A. Luong, E. Robin, N. Pauc, P. Gentile, T. Baron, B. Salem, M. Sistani, A. Lugstein, M. Spies, B. Fernandez, M. den Hertog, *ACS Appl. Nano Mater.* **2020**, 3, 10427.
- [59] Y. E. Yaish, A. Katsman, G. M. Cohen, M. Berezovsky, *J. Appl. Phys.* **2011**, 109, 094303.
- [60] W. M. Weber, L. Geelhaar, A. P. Graham, E. Unger, G. S. Duesberg, M. Liebau, W. Pamler, C. Chèze, H. Riechert, P. Lugli, F. Kreupl, *Nano Lett.* **2006**, 6, 2660.
- [61] K. Yamane, K. Hamaya, Y. Ando, Y. Enomoto, K. Yamamoto, T. Sadoh, M. Miyao, *Appl. Phys. Lett.* **2010**, 96, 162104.
- [62] R. Clark, *Materials* **2014**, 7, 2913.
- [63] Y. Wei, X. Hu, J. Zhang, B. Tong, J. Du, C. Liu, D. Sun, C. Liu, *Small* **2022**, 18, 2201840.
- [64] A. V. Thathachary, K. N. Bhat, N. Bhat, M. S. Hegde, *Appl. Phys. Lett.* **2010**, 96, 152108.
- [65] M. Tao, D. Udeshi, S. Agarwal, R. Kolappan, Y. Xu, E. Maldonado, W. Kirk, in *The Fourth Int. Workshop on Junction Technology*, Vol. 4, IEEE, Piscataway, NJ **2004**, pp. 119–122.
- [66] T. Shen, J. C. Ren, X. Liu, S. Li, W. Liu, *J. Am. Chem. Soc.* **2019**, 141, 3110.
- [67] D. Qiu, E. K. Kim, *Sci. Rep.* **2015**, 5, 13743.
- [68] G. Scappucci, C. Kloeffel, F. A. Zwanenburg, D. Loss, M. Myronov, J.-J. Zhang, S. De Franceschi, G. Katsaros, M. Veldhorst, *Nat. Rev. Mater.* **2021**, 6, 926.
- [69] F. Schäffler, *Semicond. Sci. Technol.* **1997**, 12, 1515.
- [70] C. G. Van de Walle, R. M. Martin, *Phys. Rev. B* **1986**, 34, 5621.
- [71] W. Lu, J. Xiang, B. P. Timko, Y. Wu, C. M. Lieber, *Proc. Natl. Acad. Sci. U. S. A.* **2005**, 102, 10046.
- [72] N. Fukata, M. Yu, W. Jevasuwan, T. Takei, Y. Bando, W. Wu, Z. L. Wang, *ACS Nano* **2015**, 9, 12182.
- [73] R. Böckle, M. Sistani, M. Bazikova, L. Wind, Z. Sadre-Momtaz, M. I. den Hertog, C. G. Murphey, J. F. Cahoon, W. M. Weber, *Adv. Electron. Mater.* **2022**, <https://doi.org/10.1002/aelm.202200567>.
- [74] W. M. Weber, J. Trommer, A. Heinzig, T. Mikolajick, in *Functionality-Enhanced Devices: An Alternative to Moore's Law*, (Ed: P.-E. Gaillardon), Institution of Engineering and Technology, Savoy Place, London **2018**, pp. 13–25, Ch. 2.
- [75] F. N. M. Froning, M. K. Rehmman, J. Ridderbos, M. Brauns, F. A. Zwanenburg, A. Li, E. P. A. M. Bakkers, D. M. Zumbühl, F. R. Braakman, *Appl. Phys. Lett.* **2018**, 113, 073102.
- [76] M. Sistani, J. Delaforce, K. Bharadwaj, M. Luong, J. Nacenta Mendivil, N. Roch, M. den Hertog, R. B. G. Kramer, O. Buisson, A. Lugstein, C. Naud, *Appl. Phys. Lett.* **2020**, 116, 013105.
- [77] J. Trommer, A. Heinzig, S. Slesazeck, T. Mikolajick, W. M. Weber, *IEEE Electron Device Lett.* **2014**, 35, 141.
- [78] J. Svensson, A. A. Sourab, Y. Tarakanov, D. S. Lee, S. J. Park, S. J. Baek, Y. W. Park, E. E. B. Campbell, *Nanotechnology* **2009**, 20, 175204.
- [79] R. V. Seidel, A. P. Graham, J. Kretz, B. Rajasekharan, G. S. Duesberg, M. Liebau, E. Unger, F. Kreupl, W. Hoenlein, *Nano Lett.* **2005**, 5, 147.
- [80] M. V. Fischetti, S. E. Laux, *J. Appl. Phys.* **1996**, 80, 2234.
- [81] M. Shur, in *GaAs Devices and Circuits*, Springer, Boston, MA **1987**, pp. 173–250.
- [82] R. Böckle, M. Sistani, K. Eysin, M. G. Bartmann, M. A. Luong, M. I. den Hertog, A. Lugstein, W. M. Weber, *Adv. Electron. Mater.* **2021**, 7, 2001178.
- [83] H. Wei, D. Pan, S. Zhang, Z. Li, Q. Li, N. Liu, W. Wang, H. Xu, *Chem. Rev.* **2018**, 118, 2882.
- [84] J. Aberl, M. Brehm, T. Fromherz, J. Schuster, J. Frigerio, P. Rauter, *Opt. Express* **2019**, 27, 32009.