

# The Performance Effects of Virtual-Machine Instruction Pointer Updates

M. Anton Ertl, TU Wien

## Example: matrix.fs

```
: innerproduct ( a[row][*] b[*][column] -- int)
  0 row-size 0 do
    >r over @ over @ * r> + >r
    swap cell+ swap row-byte-size +
    r>
  loop
  >r 2drop r>
;
```


1						
	threaded code	unopt.	opt.	threaded code	unopt.	opt.
>r	1->1	sd s7,-8(rp) ld s7,8(sp) addi sp,sp,8 addi rp,rp,-8 <i>addi ip,ip,8</i>	sd s7,-8(sp) ld s7,8(sp) addi sp,sp,8 addi rp,rp,-8	cell+ 2->2 swap 2->1 lit+ 1600 r> 1->1 (loop) start	<i>addi ip,ip,8</i> addi s0,s0,8 <i>addi sp,sp,-8</i> <i>addi ip,ip,8</i> sd s0,8(sp) ld a5,0(ip) <i>addi ip,ip,16</i> add s7,s7,a5 sd s7,0(sp) addi sp,sp,-8 ld s7,0(rp) <i>addi ip,ip,8</i> <i>addi rp,rp,8</i> ld a5,0(rp) ld a4,8(rp) ld a3,0(ip) addi a5,a5,1 <i>addi a6,ip,8</i> beq a4,a5,end sd a5,0(rp) ld a4,0(a3) <i>addi ip,a3,8</i> jr a4 end: <i>addi ip,a6,8</i> sd a5,0(rp)	addi s0,s0,8 <i>addi sp,sp,-8</i> sd s0,8(sp) ld a5,104(ip) add s7,s7,a5 sd s7,0(sp) <i>addi sp,sp,-8</i> ld s7,0(rp) <i>addi rp,rp,8</i> ld a5,0(rp) ld a4,8(rp) ld a3,128(ip) addi a5,a5,1 sd a5,0(rp) beq a4,a5,end ld a4,0(a3) <i>mv ip,a3</i> jr a4 end:
over	1->2	ld s0,8(sp) <i>addi ip,ip,8</i>	ld s0,8(sp)			
@	2->2	ld s0,0(s0) <i>addi ip,ip,8</i>	ld s0,0(s0)			
over	2->3	mv s3,s7 <i>addi ip,ip,8</i>	mv s3,s7			
@	3->3	ld s3,0(s3) <i>addi ip,ip,8</i>	ld s3,0(s3)			
*	3->2	mul s0,s0,s3 <i>addi ip,ip,8</i>	mul s0,s0,s3			
r>	2->3	ld s3,0(rp) <i>addi ip,ip,8</i>	ld s3,0(rp)			
+	3->2	add s0,s0,s3 <i>addi ip,ip,8</i>	add s0,s0,s3			
>r	2->1	<i>addi ip,ip,8</i> sd s0,0(rp) ld s0,8(sp) <i>addi ip,ip,8</i>	<i>addi rp,rp,-8</i> sd s0,0(sp) ld s0,8(sp)			
swap	1->2		<i>addi sp,sp,8</i>			

## Optimize away most ip updates

- Normal case: Don't insert ip-update
- Remember which threaded-code cell `ip` points to
- If `ip` must be up-to-date, insert ip-update  
 (Taken branch)  
 Superblock end  
 Calls  
 non-relocatable native code  
 immediate arguments (in some cases)
- Versions of ip-updates for 1–24 cells
- Versions of primitives with immediate arguments with varying `ip` offsets  
`lit call ?branch lit@ branch (loop) lit-perform lit+ does-xt`
- No architecture-specific code


3

Instructions



4

Performance (modern high-performance cores)



5

## Questions

- Why is the speedup much higher than instruction reduction (for some benchmarks)?
- Why only for some benchmarks?
- Why is the speedup of sha512 bigger on Firestorm?


6

## Performance components

- Branch mispredictions (solved)
- Resource limitations
- VM data dependences
- *sp-update* dependences
- *rp-update* dependences
- *ip-update* dependences


7

## Data flow graph of `innerproduct`




8

Why do we not see such speedups for all benchmarks?




9

Alternative: Keep do loop-back address on return stack




10

Performance of do loop alternative vs. ip-update optimization



11

## Why is the speedup of sha512 bigger on Firestorm? Stack caching!



## Conclusion

- Optimizing ip updates can be done portably
- Reduces executed instructions by  $\approx 1.2\times$
- Increases performance by up to  $2.2\times$   
because ip-updates are the critical path in looping benchmarks  
Alternative: optimize loops
- Synergy between stack caching and ip-update optimization