




# Hardware Model Checking Competition 2025

Armin Biere   
University of Freiburg  
Freiburg, Germany  
biere@cs.uni-freiburg.de

Nils Froleys   
Johannes Kepler University  
Linz, Austria  
nils.froleys@jku.at

Mathias Preiner   
Stanford University  
Stanford, United States  
preiner@cs.stanford.edu

**Abstract**—The Hardware Model Checking Competition 2025 (HWMCC’25) was the 13th competitive event for hardware model checkers. Affiliated to the 25th conference on Formal Methods in Computer-Aided Design 2025 (FMCAD’25) it took place in Menlo Park, California, USA, from Oct. 6 to 10, 2025.

**Index Terms**—Automated Reasoning, Model Checking, Hardware Verification, Word-level Reasoning, Bit-Vectors, Certificates

The *Hardware Model Checking Competition* in its 2025 edition (HWMCC’25) is the 13<sup>th</sup> incarnation in this series of competitive events to evaluate hardware model checking. Since it started in 2007 it was repeated annually with few exceptions. After the competition in 2020 the organizers took a break to resume the competition in 2024. The competition in 2025 was affiliated, as most of the time, with the conference on *Formal Methods in Computer-Aided Design* (FMCAD), which is considered the primary venue for formal hardware verification. In 2007, 2008, 2010 and 2014 it was affiliated with the conference of *Computer-Aided Verification* (CAV).

Since 2019, HWMCC features two *word-level* tracks, which focus on bit-vector models, one track *with arrays* and one *without arrays*, both in the BTOR2 format [1]. Prior to 2019, all competition tracks used *bit-level* models in the AIGER format [2], which were split into *safety*, *multi-property*, *liveness* and *deep* tracks. In 2024, participating model checkers submitted to the bit-level safety track were required to produce model-checking *certificates* [3]. These certificates are AIGER circuits that should have an inductive property and need to simulate the original circuit as formalized in [4], [5], [6]. The tool CERTIFAIGER was used to check both requirements using SAT solvers. The goal of the certified track is to increase trust in verification results produced by model checkers, following the success story of proof producing SAT solvers in both academia and industry, e.g., producing proofs became mandatory in the main track of the SAT competition in 2016 [7].

The introduction of certificates for the bit-level safety track of HWMCC’24 was a big success, with eight competing model checkers producing certificates. The model checkers were able to produce compact and correct certificates that were verified with minimal overhead. In HWMCC’24 the certifying winner of the bit-level safety track rIC3 [8] was even able to outperform the previous non-certifying state-of-the-art model checker ABC [9]. The results of mandatory certificates in HWMCC’24 demonstrated that certification can be adopted without compromising model checking efficiency [3]. The HWMCC’24 case-study [3] became a distinguished paper.

In 2025, the competition (HWMCC’25) continued with the word-level and bit-level tracks, but reintroduced the bit-level liveness track. In this track, participating model checkers were required to produce certificates for satisfiable liveness properties. Certificates for unsatisfiable liveness properties were optional, but may be required in future editions of HWMCC.

More details on the competition, including provided tools, submission procedure and deadlines, results and their presentation are available at <https://hwmcc.github.io/2025>.

## REFERENCES

- [1] A. Niemetz, M. Preiner, C. Wolf, and A. Biere, “Btor2 , BtorMC and Boolelector 3.0,” in *Computer Aided Verification - 30th International Conference, CAV 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, July 14-17, 2018, Proceedings, Part 1*, ser. Lecture Notes in Computer Science, H. Chockler and G. Weissenbacher, Eds., vol. 10981. Springer, 2018, pp. 587–595.
- [2] A. Biere, K. Heljanko, and S. Wieringa, “AIGER 1.9 and beyond,” Institute for Formal Models and Verification, Johannes Kepler University, Altenbergerstr. 69, 4040 Linz, Austria, Tech. Rep. 11/2, 2011.
- [3] N. Froleys, E. Yu, M. Preiner, A. Biere, and K. Heljanko, “Introducing certificates to the hardware model checking competition,” in *Computer Aided Verification - 37th International Conference, CAV 2025, Zagreb, Croatia, July 23-25, 2025, Proceedings, Part 1*, ser. Lecture Notes in Computer Science, R. Piskac and Z. Rakamaric, Eds., vol. 15931. Springer, 2025, pp. 281–295. [Online]. Available: [https://doi.org/10.1007/978-3-031-98668-0\\_14](https://doi.org/10.1007/978-3-031-98668-0_14)
- [4] E. Yu, N. Froleys, A. Biere, and K. Heljanko, “Stratified certification for k-induction,” in *22nd Formal Methods in Computer-Aided Design, FMCAD 2022, Trento, Italy, October 17-21, 2022*, A. Griggio and N. Rungta, Eds. IEEE, 2022, pp. 59–64.
- [5] —, “Towards compositional hardware model checking certification,” in *Formal Methods in Computer-Aided Design, FMCAD 2023, Ames, IA, USA, October 24-27, 2023*, A. Nadel and K. Y. Rozier, Eds. IEEE, 2023, pp. 1–11.
- [6] N. Froleys, E. Yu, A. Biere, and K. Heljanko, “Certifying phase abstraction,” in *Automated Reasoning - 12th International Joint Conference, IJCAR 2024, Nancy, France, July 3-6, 2024, Proceedings, Part 1*, ser. Lecture Notes in Computer Science, C. Benz Müller, M. J. H. Heule, and R. A. Schmidt, Eds., vol. 14739. Springer, 2024, pp. 284–303.
- [7] T. Balyo, M. J. H. Heule, and M. Järvisalo, “SAT Competition 2016: Recent developments,” in *Proceedings 31st AAAI Conference on Artificial Intelligence, February 4-9, 2017, San Francisco, California, USA*, S. Singh and S. Markovitch, Eds. AAAI Press, 2017, pp. 5061–5063.
- [8] Y. Su, Q. Yang, Y. Ci, T. Bu, and Z. Huang, “The ric3 hardware model checker,” in *Computer Aided Verification - 37th International Conference, CAV 2025, Zagreb, Croatia, July 23-25, 2025, Proceedings, Part 1*, ser. Lecture Notes in Computer Science, R. Piskac and Z. Rakamaric, Eds., vol. 15931. Springer, 2025, pp. 185–199. [Online]. Available: [https://doi.org/10.1007/978-3-031-98668-0\\_9](https://doi.org/10.1007/978-3-031-98668-0_9)
- [9] R. K. Brayton and A. Mishchenko, “ABC: an academic industrial-strength verification tool,” in *Computer Aided Verification, 22nd International Conference, CAV 2010, Edinburgh, UK, July 15-19, 2010. Proceedings*, ser. Lecture Notes in Computer Science, T. Touili, B. Cook, and P. B. Jackson, Eds., vol. 6174. Springer, 2010, pp. 24–40.