Nano Letters

This document is the Accepted Manuscript version of a Published Work that appeared in final form in Nano Letters, copyright © American Chemical Society after peer review and technical editing by the publisher. To access the final edited and published work see: https://doi.org/10.1021/acs.nanolett.9b01076

Quasi 1D Metal-Semiconductor

Heterostructures

S. Benter^{1,2}, V. G. Dubrovskii³, M. Bartmann¹, A. Campo⁴, I. Zardo⁴, M. Sistani¹, M. Stöger-Pollach⁵, S. Lancaster¹, H. Detz^{1,6}, A. Lugstein^{1*}

¹ Institute of Solid State Electronics, TU Wien, Gußhausstraße 25-25a, 1040 Vienna, Austria

² Devision of Synchrotron Research Radiation, Lund University, Sölvegatan 14, 221 00 Lund, Sweden

³ ITMO University, Kronverkskiy pr. 49, 197101 St. Petersburg, Russia

⁴ Department of Physics, University of Basel, Klingelbergstrasse 82, 4056 Basel, Switzerland

⁵ University Service Center for TEM, TU Wien, Wiedner Hauptstraße 8-10, 1040 Vienna, Austria

⁶ Central European Institute of Technology, Brno University of Technology, Purkyňova 123, 612 00 Brno, Czech Republic

* E-Mail : alois.lugstein@tuwien.ac.at

Abstract: The band offsets occurring at the abrupt heterointerfaces of suitable material combinations offer a powerful design tool for high performance or even new kinds of devices. Due to a large variety of applications for metal-semiconductor heterostructures and the promise of low-dimensional systems to present exceptional device characteristics, nanowire heterostructures gained particular interest over the last decade. However, compared to those achieved by mature 2D processing techniques, quasi 1D heterostructures often suffer from low interface and crystalline quality. For GaAs-Au system, we demonstrate exemplarily a new approach to generate epitaxial and single crystalline metal-semiconductor nanowire heterostructures with atomically sharp interfaces using standard semiconductor processing techniques. Spatially resolved Raman measurements exclude any significant strain at the

lattice mismatched metal-semiconductor heterojunction. Based on experimental results and simulation work, a novel self-assembled mechanism is demonstrated which yields one-step reconfiguration of a semiconductor-metal core-shell nanowire to a quasi 1D axially stacked heterostructure via flash lamp annealing. Transmission electron microscopy imaging and electrical characterization confirm the high interface quality resulting in the lowest Schottky barrier for the GaAs-Au system reported to date. Without limiting the generality, this novel approach will open up new opportunities in the syntheses of other metal-semiconductor nanowire heterostructures and thus facilitate the research of high-quality interfaces in metal-semiconductor nanocontacts.

Keywords: Nanowire, GaAs, gold, metal-semiconductor heterostructure, quasi 1D contacts

Page 3 of 20

Nano Letters

Since the first proposal of Schottky and Mott on metal-semiconductor interfaces [1]-[4] as well as band gap engineering by stacking layers of different semiconductors - which is the insight that won Kroemer and Alferov the Nobel Prize in Physics in 2000 - heterostructures have become a cornerstone in applied and fundamental semiconductor research. The great success of semiconductor superlattices is exemplified by high electron mobility transistors [5] or quantum cascade lasers [6] based on multi-guantum well structures. Improved growth of quantum dots and wires based on immense developments in synthesis and processing techniques brought further new aspects to heterostructure and quantum well physics. These low-dimensional nanostructures enable exploitation of quantum confinement effects for engineering electronic states with custom-designed properties. However, manufacturing of axial heterostructures in guasi 1D nanowires (NWs) still faces technological challenges that prevent full realization of these advantages. Conventional methods like molecular beam epitaxy (MBE) [7]-[10], vapor-liquid-solid [11],[12], metal-organic chemical vapor deposition (CVD) [13],[14], and related methods suffer from limitations with respect to lattice matching, epitaxial integration, interface grading and in retaining the NW morphology [15]. Just recently IBM demonstrated the controlled growth of NW heterostructures with abrupt interfaces for III-V semiconductors on silicon, achieved via template-assisted selective area epitaxy [16]-[18]. However, the fabrication of guasi 1D heterostructures, consisting of crystalline semiconductor material and metal, posed a major obstacle in the past. Refinement of quasi 1D superlattices or periodic structures of semiconducting and metallic layers would push forward hybrid devices for e.g. spintronics, plasmonics and high performance metal base transistors.

Consequently, in this work, we present a general approach for the formation of quasi 1D axial metal-semiconductor NW heterostructures with epitaxial relationship and sharp interfaces. We discuss in detail the formation process for an important material system of GaAs-Au. Furthermore, the feasibility of the method for other material combinations such as Si-Au, Si-NiSi and Si-Sn is demonstrated in the Supporting Information (Figure S1).

Figure 1 schematically displays the key manufacturing steps applied for the formation of GaAs-Au NW heterostructures employing standard semiconductor processing techniques and flash

lamp annealing (FLA). Using these mature techniques, we are able to process wafer-scale samples and at the same time maintain the excellent control over the NW morphology. The starting point is an array of (111)-oriented GaAs NWs, epitaxially grown on a Si substrate via MBE using the self-catalysed vapor-liquid-solid method [19] (Figure 1a). The as grown NWs are about 6 µm long, 65 nm in diameter and moderately Si doped (~1x10¹⁸ cm⁻³). After removing the native oxide, the metallic constituent is introduced by sputter deposition of a nominally 2 nm thick Au layer onto the NWs, resulting in the GaAs-Au core-shell NWs shown in Figure 1b. Subsequently, the radial GaAs-Au NWs are enclosed in a 20 nm thick silicon oxide shell using plasma enhanced CVD (Figure 1c). The final axially stacked semiconductor-metal NW heterostructure (Figure 1d) is formed by melting and instantaneous reconfiguration of the NW core during a 20 ms flash with an energy impact of 40 J/cm². The FLA energy as well as the preheating of the sample before FLA were carefully adjusted to ensure complete melting of the encapsulated GaAs-Au NW core (full details of the process are given in the Methods Section and the Supporting Information).

This processing technique is similar to the rapid melt growth [20]-[23], first used by Liu *et al.* [20] for obtaining high quality Ge-on-insulator structures on Si substrates and then extended to other material systems including ternary InGaAs [22]. The rapid melt growth method also uses SiO₂ microcrucibles to contain the liquid Ge or InGaAs during the crystallization anneal. The novelty of our approach is in (i) adding the noble metal Au to GaAs semiconductor and (ii) designing an optimized procedure for making axial semiconductor-metal heterostructures in quasi 1D NW geometry.

The SEM image in Figure 2a shows an individual GaAs-Au NW heterostructure and the sketch above emphasises the position of the Au segments, since the oxide shell enables only a modest SEM image quality. Several Au segments of different lengths are incorporated along the morphologically intact GaAs NW, with apparently abrupt interfaces.

For structural and compositional analysis of the axial GaAs-Au NW heterostructures, TEM investigations were carried out on the Au segment shown in Figure 2b. An EDX line scan over the segment was performed to determine the two diverse phases. Evaluation of EDX counts

Page 5 of 20

Nano Letters

for Ga, As and Au are displayed in the top inset and clearly identifies GaAs as the NW material and Au in the segment. The GaAs-Au interface, for which the compositional profile is shown in the main panel of Figure 2b, appears almost atomically sharp and the determined lattice spacings of the $\langle 111 \rangle$ planes of GaAs (0.33 nm) and Au (0.23 nm) in good agreement with tabulated values [24],[25]. The lattice planes of both GaAs segments adjacent to the Au segment appeared to run parallel and the crystalline Au segments form hetero-epitaxially on the $\langle 111 \rangle$ GaAs lattice planes. This was determined via high-resolution TEM analysis and is discussed further in the Supporting Information.

With respect to the formation mechanism, the complete rearrangement of the initial metalsemiconductor core-shell to an axially stacked heterostructure leads us to assume a complete meltdown of the GaAs-Au NW during FLA. Subsequent recrystallization facilitates the selfassembly of the axial metal-semiconductor heterostructure to minimize the surface area of the GaAs-Au interface. Therefore, it is essential to provide a solid shell with a higher melting point, which serves as a stable template for recrystallizing the core NW. With a melting point of approximately 1980 K [26], SiO₂ represents an excellent shell material for GaAs and Au, whose melting temperatures are lower. Experiments performed with the same FLA power and preheating but without the SiO₂ shell led to the loss of the 1D NW shape due to complete melting. Furthermore, the high transparency of SiO₂ guarantees that most of the light is absorbed in the NW core, enabling effective heating.

The melting of the core can also be observed along the fully featured axial GaAs-Au NW heterostructures with the SiO₂ shell for successive FLA cycles. In particular, Figure 3 displays exemplarily a distinct NW after the 1st, 5th and 7th flash. It is evident that Au segments rearrange under repeated flashes by dissolving from the middle of the NW and forming a larger segment at the left end. By considering the diffusion coefficients of Au in liquid and solid GaAs of <10⁻⁷ cm²/s and >10⁻²⁰ cm²/s, respectively [27], rearrangement of the segments requires a core in the liquid state to facilitate Au diffusion over a micron length within less than 20 ms of FLA (see Figure 5b).

For FLA without preheating of the substrate, the overall energy entry is lower. A heat flow from

 the NWs to the substrate, which acts as a heat sink, may establish a temperature gradient along the NWs. The SEM image in Figure 4a shows that the total number of Au segments is larger in the absence of preheating. Furthermore, several superficial Au clusters remain at the NW surface rather than intercept the NW. We speculate that this occurs due to a lower thermal budget, which is not sufficient to melt the entire core material.

Increasing the energy impact of the flash from 40 J/cm² to 60 J/cm² yields well-contoured NWs with > 10 segments of axially stacked Au layers, distributed over the entire length (see Figure 4b). Obviously, the overall higher energy impact in this case enables complete meltdown of the core NW, resulting in the fast diffusion of all Au atoms into and along the encapsulated NW.

By establishing a suitable model, we try to understand and quantify the peculiar mechanism of the phase separation in the GaAs-Au alloy, leading to rearrangement of the initial radial GaAs-Au heterostructure and its self-assembly into a sequence of axial heterostructures, with perfectly sharp interfaces, as a function of the temperature response of the NW. Figure 5b shows the time dependence of the NW core temperature under 20 ms FLA with 40 J/cm² and 60 J/cm² power density. Details of the simulation of the temperature response of the NW during FLA are given in the Supporting Information. As the GaAs-Au core is fully encapsulated in SiO₂, the composition of the GaAs-Au alloy is fixed throughout the entire FLA process. Thus, the GaAs remains stoichiometric even in the liquid phase, because the desorption of As is blocked by the solid SiO₂ shell. This property considerably simplifies the compositional analysis compared to the case of vapor-liquid-solid III-V NWs [28], [29], where highly volatile group V species easily desorb and hence their concentration in the catalyst droplet changes drastically depending on the growth conditions. Here, we can use the pseudo-binary phase diagram of the GaAs-Au alloy [30] with stoichiometric GaAs in both liquid and solid states, as shown in Figure 5a. At least in the GaAs-rich region of the diagram, the solid state is immiscible, that is, consists of a mixture of pure GaAs and Au crystallites. Above the eutectic temperature of 903 K, the alloy consists of GaAs-Au liquid and pure GaAs crystallites, with temperature-dependent fractions of liquid and the remaining solid GaAs. Above the melting temperature of GaAs of

Nano Letters

1509 K, the GaAs-Au alloy becomes a single liquid melt, encapsulated in a SiO_2 shell (which remains solid below 1980 K).

It is easy to estimate the fraction of GaAs in our GaAs-Au NWs from their initial geometry. Introducing the total numbers of Au atoms N_{Au} and GaAs pairs N_{GaAs} in a core-shell NW, we have $N_{Au}/N_{GaAs}=2h_{Au}\Omega_{GaAs}/(R\Omega_{Au})$, with $h_{Au}=2$ nm as the thickness of the Au shell layer, R=36 nm as the radius of the average GaAs core, Ω_{GaAs} =0.0452 nm³ and Ω_{Au} =0.0170 nm³ as the elementary volumes of solid GaAs and Au, respectively [31]. With these numbers, we obtain x= $N_{GaAs}/(N_{GaAs} + N_{Au}) \simeq 0.78$. This determines the position of the vertical line in Figure 5a, corresponding to heating of the GaAs-Au alloy at this fixed composition. Figure 5b shows the time dependence of the NW core temperature under 20 ms FLA with 40 J/cm² and 60 J/cm² power density (see the Supporting Information for the details). Moving, say, from point 1 (corresponding to the initial core-shell GaAs-Au structure) to point 2 under FLA with 40 J/cm² (corresponding to a temperature of 1350 K according to Figure 5b renders the system into the regime of incomplete melting. According to the lever rule [32], the fraction of liquid equals (1x)/(1-x₁), while the fraction of solid GaAs equals $(x-x_1)/(1-x_1)$, with x_1 as the GaAs content in liquid. The remaining solid GaAs suppresses the diffusion of Au through the volume of the core, which explains the presence of Au clusters attached to the GaAs NW as shown in Figure 4a. By increasing the FLA power density from 40 J/cm² to 60 J/cm², we are able to cross the liquidus, which is why the alloy at 1500 K (point 3 in Figure 5 a) is completely molten. This yields free diffusion of Au through the entire volume of encapsulated liquid, resulting in a more regular sequence of axial GaAs-Au heterostructures, as observed in Figure 4b.

As regards the final stage of heterostructure formation, it occurs after stopping the FLA irradiation, where the liquid (or partially liquid) NW core rapidly cools down and becomes solid again. The width and the number of GaAs-Au heterostructures is determined by complex kinetic processes at this stage, which require a separate study. We note, however, that immiscibility of the GaAs-Au solid alloy should help to achieve atomically sharp heterointerfaces, as predicted in Ref. [33] for a different system (axial NW heterostructures in immiscible InAs-GaAs system). We strongly suspect that the observed segregation of In/Ga

during the rapid melt growth of InGaAs [22] may be treated using a similar approach. Overall, our model establishes the basic mechanism for the rearrangement of encapsulated semiconductor-metal NWs (actually, of whatever initial form) into axial heterostructures under heating. It shows why the FLA power should be carefully optimized to yield the complete melting of the alloy, and confirms the importance of encapsulation of the alloy within the solid SiO₂ shell. Melting of the core may be achieved by applying other heating techniques, and the whole procedure is expected to work equally well for a wide range of semiconductor-metal material systems.

Raman spectroscopy provides information about local strain in materials, as built-in strain leads to a characteristic shift of the phonon frequency [34]. By realizing spatially resolved Raman spectroscopy, variations of the strain along the NW can be measured [35],[36]. We performed spatially resolved measurements on single GaAs-Au NWs transferred onto a Si substrate (see the Supporting Information for more details). The frequency of the transversal optical (TO) mode along the NW length is plotted in Figure 6 as half-filled diamonds. As a reference, we also measured a single pristine GaAs NW, whose TO frequency along the NW length is plotted as empty diamonds. The SEM images of the measured NWs are shown in the inserts of Figure 6. In both cases, the frequency of the TO mode along the NW varies within 0.4 cm⁻¹, with the exception of the NW ends where boundary effects and low signal-to-noise ratio affect the analysis. The full width at half maximum (FWHM) of the TO modes varies between 3.5 and 5.0 cm⁻¹ in the case of the GaAs-Au NW and between 3.0 and 4.8 cm⁻¹ in the case of the reference GaAs NW. From these results, we can exclude any significant strain in the heterostructured NWs.

Such multiply-segmented GaAs-Au NW heterostructures with abrupt interfaces should have great potential to yield a range of precisely defined electronic devices in individual NWs. Electrical contacts between metals and semiconductors are fundamentally important for devices [37]–[39], with Au-GaAs NW interfaces being of particularly interest [40]. Shrinking the dimensions of the contacts to the nanoscale poses significant challenges, since the properties of interfaces and even their arrangement may be very different from the conventional 2D

Schottky barriers [41]–[46]. In contrast to the previous studies, our multi-segmented GaAs-Au NW heterostructures resemble multiple electrical nanocontacts in series with the barrier, occurring directly and solely at the sharp heterointerface.

Performing temperature dependent I/V measurements on 6 dedicated devices, exemplarily shown in the Supporting Information, we determined a remarkable low Schottky barrier height in the range of 315±20 meV for these quasi 1D Au-GaAs contacts. To our knowledge, this is the lowest value of the Schottky barrier obtained for this material system. For similar NW heterostructures, namely the GaAs-Au contacts formed between the vapor-liquid-solid GaAs NW and the Au catalyst particle promoting the growth, the nanoscale contact has previously been found to alleviate the well-known Fermi-level pinning [47]. Thus, we explain the lowest Schottky barrier obtained here by the Fermi-level de-pinning, combined with the formation of an electric dipole layer at the epitaxial interface. According to Ref. [48], this dipole layer is formed because of the termination of GaAs NW by As atoms at the contact interface with the Au.

In conclusion, we have developed a new processing technique enabling quasi 1D GaAs-Au axial NW heterostructures. The key steps of the process include the vapor-liquid-solid growth of GaAs NWs, magnetron sputtering deposition of the Au shell, encapsulation of these coreshell NWs in SiO₂ by plasma-enhanced CVD, and FLA which leads to the NW meltdown and its re-arrangement into axial GaAs-Au multi-junctions. This technique extends the previously reported rapid melt growth method by including Au to the semiconductor melt to obtain axial GaAs-Au heterostructures. Structural and compositional characterisation has shown the excellent crystal quality and sharp GaAs-Au heterointerfaces. Revealing the physical mechanisms behind the heterostructure formation may guide future efforts to engineer nanoscale semiconductor-metal contacts with tailored electrical properties and should be applicable to a wide range of materials. In particular, the Supporting Information shows the general feasibility of the method for Si-Au, Si-NiSi, and Si-Sn material systems.




Figure 1. Schematics of NW heterostructure formation: a) (111)-oriented GaAs NW without native oxide, epitaxially grown on a Si substrate, b) Deposition of a 2 nm thick Au layer via plasma enhanced sputtering, c) Formation of 20 nm thick SiO₂ shell via PE-CVD, d) The resulting axial metal-semiconductor NW heterostructure after FLA.

(111)

(111)




Figure 2. a) SEM image of a GaAs NW with brighter gold segments of different lengths (FLA process: preheating for 10 min at 573 K, flash energy of 40 J/cm²). The sketch above emphasizes the position of the Au segments. b) HR-TEM analysis of the GaAs-Au interface, where Au is displayed as darker phase. Insets: EDX-line scan across segment (top), FFT pattern of the GaAs section close to the interface (bottom).




Figure 3. Experiment with multiple flashes on the same NW, with a FLA energy of 40 J/cm² in each flash. SEM images after a) 1st flash, b) 5th flash, and c) 7th flash. Due to inverse colouring, Au appears as the darker phase. Segments in the middle of the NW dissolve progressively and a larger Au segment forms at the left end of the NW. The moderate quality of the SEM images and diffuse Au-GaAs interfaces are due to the stabilizing SiO₂ shell, which induces charging of the samples during imaging.

1µm

$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \\ 18 \\ 19 \\ 20 \\ 21 \\ 22 \\ 23 \\ 24 \\ 25 \\ 26 \\ 27 \\ 28 \\ 29 \\ \end{array} $	a b b
28	
36 37 38 39	Figure 4. a) SEM image of a GaAs-Au NW af
40	J/cm ² . Compared to Fig. 3, we can s
41 42	
43	superficial Au segments appear at the
44 45	NW. b) SEM image of a GaAs-Au NW
46	operate of 60 l/cm ² . For botton image
4 47	operate of 60 llom/ Lor better image

Jure 4. a) SEM image of a GaAs-Au NW after FLA without preheating, with an energy of 40 J/cm². Compared to Fig. 3, we can see more Au segments of smaller sizes. Some superficial Au segments appear at the surface, not intercepting the entire width of the NW. b) SEM image of a GaAs-Au NW after FLA without preheating, but with a higher energy of 60 J/cm². For better imaging, the SiO₂ shell was removed by buffered hydrofluoric acid.




Figure 5. a) Pseudo-binary liquid-solid phase diagram of GaAs-Au alloy, with horizontal solidus at 903 K, and the liquidus separating a mixture of GaAs-Au liquid with solid GaAs at lower temperatures from a single melt at higher temperatures. b) Time dependence of the NW core temperature under 20 ms FLA with 40 J/cm² and 60 J/cm² power density (see the Supporting Information for the parameters). The white, yellow, and pink regions in b) mark the solid, liquid plus solid GaAs, and pure liquid states at a fixed GaAs fraction of 0.78. It is seen that 40 J/cm² FLA leads to a maximum core temperature of 1350 K, corresponding to the incomplete melting, while increasing the FLA power to 60 J/cm² yields a temperature of 1500 K, where the alloy is completely molten. Vertical line in a) shows heating of the core with x = 0.78 from point 1, corresponding to the initial core-shell GaAs-Au NW structure, to point 2 at 1350 K under 40 J/cm² FLA and to point 3 under 60 J/cm² FLA. Horizontal green line crossing point 2 is the tie line. At 1350 K, the GaAs content in liquid GaAs-Au alloy is x_L and the fraction of liquid is $(1-x)/(1-x_L)$, while the fraction of remaining GaAs is $(x-x_L)/(1-x_L)$. These diagrams quantitatively explain the experimental data presented in Fig. 4, that is, the presence of Au clusters blocked by solid GaAs at 40 J/cm² FLA, and the regular sequence of GaAs-Au axial heterostructures at 60 J/cm² FLA.




Figure 6. Raman shift of the TO phonon mode of GaAs along the NW length measured on a reference GaAs NW (open diamonds) and on a GaAs-Au NW (half-filled diamonds), transferred onto a Si substrate. The TO mode shifts within 0.38 cm⁻¹ along the reference GaAs NW (grey area) and 0.32cm⁻¹ along the GaAs-Au NW (yellow area). Upper and lower insets are the SEM images of the measured GaAs and GaAs-Au NWs, respectively, taken after the Raman measurements. The SEM images are shown in the same scale as the position axis.

Methods:

Sample preparation and flash lamp annealing:

The GaAs NWs were grown via self-catalysed vapor-liquid-solid growth on Si substrates by MBE. The native oxide was etched with a HCI:H₂O (1:1) solution. Subsequently, 2 nm of Au were sputtered onto the substrate and a SiO₂ shell of approximately 20 nm was deposited via plasma enhanced CVD. Finally, flash lamp annealing was carried out with different parameters. The FLA chamber was pumped to a pressure of 10⁻⁵ mbar, and the sample was preheated for 10 min at 573K and then exposed to a flash of 20 ms from halogen lamps with an energy impact of 40 J/cm². This procedure was installed for Figure 1 and the multiple flash experiments. For a higher density of segments FLA without preheating was carried out with an energy impact of 40 J/cm² (Figure 4a) and 60 J/cm² (Figure 4b).

Acknowledgements:

The authors gratefully acknowledge financial support by the Austrian Science Fund (FWF): ESF project No.: P28175 and P28574 and the under the project CZ.02.2.69/0.0/0.0/16 027/0008371. The authors further thank the Center for Micro- and Nanostructures for providing the cleanroom facilities. I.Z. acknowledge financial support from the Swiss National Science Foundation research grant (Project Grant No. 200021 165784). V.G.D gratefully acknowledges financial support of the Russian Foundation for Basic Research under Grants 17-52-16017, 18-02-40006, and 19-52-53031.

Author Contributions:

S.B., M.B and M.S fabricated the samples and conducted the measurements. V.G.D. developed a model for the formation of axial GaAs-Au heterostructures under FLA. M.S.P. performed the STEM experiments. S.L and H.D. managed the growth of GaAs NWs. A.C. and I.Z. performed and analyzed the Raman measurements. A.L. conceived the project and contributed essentially to the experimental design. The manuscript was written through contributions of all authors. All authors have given approval to the final version of the manuscript.

Supporting Information:

Further examples of metal-semiconductor heterostructures for Si-Au, Si-NiSi and Si-Sn are shown, demonstrating the general feasibility of the approach. A detailed description of the temperature response of the NW during FLA and a comprehensive description of the electrical measurements are given. Detailed Raman Spectroscopy and TEM investigations, demonstrating the formation of epitaxial Au-GaAs NWs without any significant strain in the heterostructures.

Competing Interest Statement:

The authors declare no competing financial interest.

2	
3	
5 4 5	
5 6 7 8 9 10	
6	
7	
/	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
15 16 17 18	
18	
19	
20	
20 21 22 23 24 25 26 27 28 29 30 31	
22	
23	
24	
25	
26	
20	
27	
28	
29	
30	
31	
51	
32	
33	
34	
35	
36	
36 37	
37	
38	
39	
40	
41	
42	
43	
44	
45	
46	
47	
48	
49	
50	
51	
52	
53	
54	
55	
56	
57	
58	
59	
60	

- 1. Mott, N. F. Math. Proc. Cambridge Philos. Soc. 1938, 34, 568-572.
- 2. Mott, N. F. Proc. R. Soc. A Math. Phys. Eng. Sci. 1939, 171, 27-38.
- 3. Schottky, W. Zur Halbleitertheorie der Sperrschicht- und Spitzengleichrichter. *Zeitschrift für Phys.* **1939**, 113, 367-414.
- 4. Schottky, W. Vereinfachte und erweiterte Theorie der Randschichtgleichrichter. *Zeitschrift für Phys.* **1941**, 118, 539–592.
- 5. Mimura, T.; Hiyamizu, S.; Fujii, T.; Jpn. J. Appl. Phys. **1980**, 19, L225-L227.
- 6. Faist, J.; Capasso, F.; Sivco, D. L.; Sirtori, C.; Hutchinson, A. L.; Cho, A. Y. *Science* **1994**, (80) 264, 553-556.
- 7. David, L.; Bradford, C.; Tang, X.; Graham, T. C. M.; Prior, K. A.; Cavenett, B. C. *12th Int. Conf. Mol. Beam Ep.* **2002**, 251, 261-262.
- 8. Wofford, J. M.; Nakhaie, S.; Krause, T.; Liu, X.; Ramsteiner, M.; Hanke, M.;Riechert, H.; Lopes, J. M. *Sci. Rep.* **2017**, 7, 1-10.
- 9. Tourbot, G.; Bougerol, C.; Grenier, A.; Den Hertog, M.; Sam-Giao, D.; Cooper, D.; Gilet, P.; Gayral, B.; Daudin, B. *Nanotechnology* **2011**, 22(7), 075601.
- 10. Lari, L.; Ross, I. M.; Walther, T.; Black, K.; Cheze, C.; Geelhaar, L.; Riechert, H.; Chalker P. R. *J. Phys. Conf. Ser.* **2013**, 471, 012039.
- 11. Wolfsteller, A.; Geyer, N.; Nguyen-Duc, T. K.; Das Kanungo, P.; Zakharov, N. D.; Reiche, M.; Erfurth, W.; Blumtritt, S.; Werner, P.;Gösele, U. *Thin Solid Films* **2010**, 518, 2555-2561.
- 12. Wu, Y.; Xiang, J.; Yang, C.; Lu, W.; Lieber, C. M. *Nature* **2004**, 430, 61-64.
- 13. Joyce, H. J.; Kim, Y.; Gao, Q.; Tan, H. H.; Jagadish, C. *Proc. 2nd IEEE Int. Conf. Nano/Micro Eng. Mol. Syst. IEEE NEMS* **2007**, 567-570. doi:10.1109/NEMS.2007.352082
- 14. Messing, M. E.; Wong-Leung, J.; Zanolli, Z.; Joyce, H. J.; Tan, H. H.; Gao, Q.; WAllenberg, L. R.; Johansson, J.; Jagadish, J. *Nano Lett.* **2011**, 11, 3899-3905.
- 15. Johansson, J.; Dick, K. A. *CrystEngComm* **2011**, 13, 7175-7184.
- 16. Kanungo, P. D.; Schmid, H.; Björk, M. T.; Gignac, L. M.; Breslin, C.; Bruley, J.; Bessire, C. D.;Riel, H. *Nanotechnology* **2013**, 24, 225304.
- 17. Borg, M.; Schmid, H.; Moselund, K. E.; Signorello, G.; Gignac, L.; Bruley, J.; Breslin, C.; Kanungo, P. D.; Werner, P.; Riel, H. *Nano Lett.* **2014**, 14, 1914-1920.
- 18. Borg, M.; Schmid, H.; Moselund, K. E.; Cutaia, D.; Riel, H. *J. Appl. Phys.* **2015**, 117, 1-8.
- 19. Wagner, R. S.; Ellis, W. C. *Appl. Phys. Lett.* **1964**, 4, 89-90.
- 20. Liu, Y.; Deal, M. D.; Plummer, J. D.; Liu, Y.; Deal, M. D.; Plummer, J. D. *Appl. Phys. Lett.* **2004**, 84, 2563-2565.
- 21. Liu, Y.; Deal, M. D.; Plummer, J. D. J. Electrochem. Soc. 2005, 8, G688-G693 (2005).
- 22. Bai, X.; Chen, C.; Mukherjee, N.; Griffin, P. B.; Plummer, J. D. *Adv. Mater. Sci. Eng.* **2016**, 2016, 7139085.

1 2		
2 3 4	23.	Liu, Z.; Wen, J.; Li, C.; Xue, C.; Cheng, B. <i>J. Semicond.</i> 2018, 39, 061005.
5 6 7 8 9	24.	Gallium arsenide (GaAs), Debye temperature, density, heat capacity. in <i>Group IV Elements, IV-IV and III-V Compunds. Part b - Electronic, Transport, Optical and Other Properties</i> (eds. Madelung, O., Rössler, U. & Schulz, M.) 1-9 (Springer Berlin-Heidelberg, 2002).
10	25.	Haas, P.; Tran, F.; Blaha, P. <i>Phys. Rev.</i> 2009 , B 79, 1-10.
11 12 13	26.	Eränen, S. Silicon Dioxide. in <i>Handbook of Silicon Based MEMS Materials and Technologies</i> (Elsevier Inc., 2010).
14 15 16 17	27.	Part b: Group IV-IV and III-V Compounds. in <i>Impurities and Defects in Group IV Elements, IV-IV and III-V Compounds</i> (eds. Madelung, O., Rössler, U. & Schulz, M.) (Springer, 2003).
18 19	28.	Glas, F. <i>J. Appl. Phys.</i> 2010 , 108, 073506.
20 21 22	29.	Leshchenko, E. D.; Ghasemi, M.; Dubrovskii, V. G.; Johansson, J. <i>CrystEngComm</i> 2018 , 20, 1649-1655.
23 24 25	30.	Zhang, A.; Zheng, G.; Lieber, C. M. <i>Nanowires: Building blocks for nanoscience and nanotechnology</i> . (Springer, 2016).
26 27 28	31.	Dubrovskii, V. G.; Sibirev, N. V.; Cirlin, G. E.; Soshnikov, I. P.; Chen, W. H.; Larde, Cadel, E.; Pareige, P.; Xu, T.; Grandidier, B.; et al. <i>Phys. Rev.</i> 2009 , B 79, 205316.
29 30 31	32.	Smith, W. F.; Hashemi, J. <i>Foundations of materials science and engineering</i> . (McGraw-Hill, 2006).
32 33	33.	Dubrovskii, V. G.; Koryakin, A. A.; Sibirev, N. V. Mat. Des. 2017, 132, 400-408.
34 35 36	34.	Cerdeira, F.; Buchenauer, C. J.; Pollak, F. H.; Cardona, M. <i>Phys. Rev.</i> 1972 , B 5, 580- 593.
37 38 39	35.	Zardo, I.; Conesa-Boj, S.; Peiro, F.; Morante, J. R.; Arbiol, J.; Uccelli, E.; Abstreiter, G. i Morral A. F. <i>Phys. Rev. B - Condens. Matter Mater. Phys.</i> 2009 , 80, 245324.
40 41 42	36.	Chen, J.; Conache, G.; Pistol, M.; Gray, S. M.; Borgström, M. T.; Xu, H., Xu, H. Q.; Samuelson, L.;. <i>Nano Lett.</i> 2010 , 10, 1280-1286.
43 44	37.	Rhoderick, E. H. Solid State Electron Devices IEE Proc. 1982, 129, 1-14.
45 46	38.	Baca, A.; Ren, F.; Zolper, J.; Briggs, R.; Pearton, S. <i>Thin Solid Films</i> 1997 , 308-309, 599-606.
47 48	39.	Tung, R. T. Mater. Sci. Eng. R Reports 2001, 35, 1-138.
49 50	40.	Gallium Arsenide: Materials, Devices, and Circuits. (Wiley-Interscience, 1985).
51 52 53	41.	Landman, U.; Barnett, R. N.; Scherbakov, A. G.; Avouris, P. <i>Phys. Rev. Lett.</i> 2000 , 85, 1958-1961.
54 55	42.	Léonard, F.; Tersoff, J. <i>Phys. Rev. Lett.</i> 2000 , 84, 4693-4696.
56 57 58	43.	Malagù, C.; Guidi, V.; Carotta, M. C.; Martinelli, G. <i>Appl. Phys. Lett.</i> 2004 , 84, 4158- 4160.
59 60	44 <u>.</u>	Léonard, F.; Talin, A. A. <i>Phys. Rev. Lett.</i> 2006, 97, 1-4.

- 45. Léonard, F.; Talin, A. A. Nat. Nanotechnol. 2011, 6, 773-783.
- 46. Coss, B. E.; Sivasubramani, P.; Brennan, B.; Majhi, P.; Wallace, R. M.; Kim, J. *J. Vac. Sci. Technol. B, Nanotechnol. Microelectron. Mater. Process. Meas. Phenom.* **2013**, 31, 1-10.
- 47. Han, N.; Wang, F.; Yip, S.; Hou, J. J.; Xiu, F.; Shi, X.; Hui, A. T.; Hung, T.; Ho, J. C. *Appl. Phys. Lett.* **2012**, 101, 013105.
- 48. Suyatin, D. B.; Jain, V.; Nebol'Sin, V. A.; Trägårdh, J.; Messing, M. E.; Wagner, J. B.; Persson, O.; Timm, R.; Mikkelsen, A.; Maximov, I.; Samuelson, L. Pettersson, H. *Nat. Commun.* **2014**, 5, 1-8.