Digital Modeling of Asynchronous Integrated Circuits

View Statistics Email Alert RSS Feed

Primary Data

Project Acronym Projekt Kurzbezeichnung
DMAC
 
Project Title (de) Projekttitel (de)
Digital Modeling of Asynchronous Integrated Circuits
 
Project Title (en) Projekttitel (en)
Digital Modeling of Asynchronous Integrated Circuits
 
Consortium Coordinator Koordinator des Konsortiums
 
Principal Investigator Projektleiter_in
 

Grants

Funder/Funding Agency Fördergeber
FWF - Österr. Wissenschaftsfonds
Grant number Förderkennnummer
P32431-N30
 

Publications

Filter:
Subject:  pulse degradation

Results 1-2 of 2 (Search time: 0.001 seconds).

PreviewAuthor(s)TitleTypeIssue Date
1Maier-2021-Gain and Pain of a Reliable Delay Model-am.pdf.jpgMaier, Jürgen Gain and Pain of a Reliable Delay ModelInproceedings Konferenzbeitrag 11-Oct-2021
2Maier-2021-A Composable Glitch-Aware Delay Model-vor.pdf.jpgMaier, Jürgen ; Öhlinger, Daniel ; Schmid, Ulrich ; Függer, Matthias ; Nowak, Thomas A Composable Glitch-Aware Delay ModelInproceedings Konferenzbeitrag 22-Jun-2021