Ferringer, Markus

Network Lab View Statistics Email Alert RSS Feed

Profile Profil

Prefix title Titel (vorangestellt)
Univ.Lektor Dipl.-Ing.
 
Full name Familienname, Vorname
Ferringer, Markus
 
Main Affiliation Organisations­zuordnung
 

Own Publications Eigene Publikationen

Results 1-8 of 8 (Search time: 0.001 seconds).

PreviewAuthors / EditorsTitleTypeIssue Date
1Ferringer, Markus Investigating the impact of process variations on an asynchronous Time-Triggered-Protocol controllerKonferenzbeitrag Inproceedings 2011
2Ferringer, Markus Conversion and interfacing techniques for asynchronous circuitsKonferenzbeitrag Inproceedings 2011
3Ferringer, M. Conversion of two- to four-phase delay-insensitive asynchronous circuitsKonferenzbeitrag Inproceedings 2011
4Ferringer, Markus On Self-Timed Circuits in Real-Time SystemsArtikel Article2011
5Ferringer, Markus Investigating Self-Timed Circuits for the Time-Triggered ProtocolKonferenzbeitrag Inproceedings 2010
6Ferringer, Markus Towards self-timed logic in the Time-Triggered ProtocolKonferenzbeitrag Inproceedings 2010
7Ferringer, Markus Coupling Asynchronous Signals into Asynchronous LogicKonferenzbeitrag Inproceedings 2009
8Ferringer, Markus ; Fuchs, Gottfried ; Steininger, Andreas ; Kempf, Gerald VLSI Implementation of a Fault-Tolerant Distributed Clock GenerationKonferenzbeitrag Inproceedings 2006