Conference Series: Formal Methods in Computer-Aided Design

Series cover Cover der Schriftenreihe
Weissenbacher_Cover_VLB.png picture
 
Title (de) Titel (de)
Conference Series: Formal Methods in Computer-Aided Design
 
Title (en) Titel (en)
Conference Series: Formal Methods in Computer-Aided Design
 
Description (de) Beschreibung (de)
Formale Methoden in rechnerunterstützter Systementwicklung (FMCAD) ist eine Konferenzreihe über Theorie und Anwendung von formalen Methoden in Hardware- und Systemverifikation. FMCAD stellt ein führendes Forum für Forschende in Wissenschaft und Industrie dar, wo bahnbrechende Methoden, Technologien, theoretische Ergebnisse und Werkzeuge für formale Logik in Rechensystemen präsentiert und diskutiert werden können. FMCAD deckt formale Aspekte der rechnerunterstützten Systementwicklung, sowie Verifikation, Spezifikation, Synthese und Testung.
 
Description (en) Beschreibung (en)
Formal Methods in Computer-Aided Design (FMCAD) is a conference series on the theory and applications of formal methods in hardware and system verification. FMCAD provides a leading forum to researchers in academia and industry for presenting and discussing groundbreaking methods, technologies, theoretical results, and tools for reasoning formally about computing systems. FMCAD covers formal aspects of computer-aided system design including verification, specification, synthesis, and testing.
 
e-ISSN
2708-7824
 
Editor Herausgeber_in
 
Publisher Verlag
TU Wien Academic Press
First year in reposiTUm Erstes Jahr in reposiTUm
2020
 

Publications

Filter:
Access Type:  Open Access

Results 141-160 of 160 (Search time: 0.007 seconds).

PreviewAuthor(s)TitleTypeIssue Date
14116_SYSLITE Syntax-Guided Synthesis of PLTL Formulas from Finite Traces.pdf.jpgArif, M. Fareed ; Larraz, Daniel ; Echeverria, Mitziu ; Reynolds, Andrew ; Chowdhury, Omar ; Tinelli, Cesare SYSLITE: Syntax-Guided Synthesis of PLTL Formulas from Finite TracesInproceedings Konferenzbeitrag 2020
142Bryant-2022-TBUDDY A Proof-Generating BDD Package-vor.pdf.jpgBryant, Randal TBUDDY: A Proof-Generating BDD PackageKonferenzbeitrag Inproceedings Oct-2022
14329_Ternary Propagation-Based Local Search for More Bit_Precise Reasoning.pdf.jpgNiemetz, Aina ; Preiner, Mathias Ternary Propagation-Based Local Search for More Bit-Precise ReasoningKonferenzbeitrag Inproceedings 2020
14409_A Theoretical Framework for Symbolic Quick Error Detection.pdf.jpgLonsing, Florian ; Mitra, Subhasish ; Barrett, Clark A Theoretical Framework for Symbolic Quick Error DetectionKonferenzbeitrag Inproceedings 2020
14513_Thread-modular Counter Abstraction for Parameterized Program Safety.pdf.jpgPani, Thomas ; Weissenbacher, Georg ; Zuleger, Florian Thread-modular Counter Abstraction for Parameterized Program SafetyKonferenzbeitrag Inproceedings 2020
146Kaivola-2022-Timed Causal Fanin Analysis for Symbolic Circuit Simulation-vor.pdf.jpgKaivola, Roope ; Bar Kama, Neta Timed Causal Fanin Analysis for Symbolic Circuit SimulationKonferenzbeitrag Inproceedings Oct-2022
147Meng-2023-Towards a Correct-by-Construction Design of Integrated Modular ...-vor.pdf.jpgMeng, Baoluo ; Debnath,Joyanta ; Varanasi, Sarat Chandra ; Manolios, Emmanuel ; Durling, Michael ; Paul, Saswata ; Prince, Daniel ; Alsabbagh, Saif ; Haadsma, Richard ; McMillan, Craig ; Zhang, Chi ; Oates, Tim Towards a Correct-by-Construction Design of Integrated Modular AvionicsInproceedings Konferenzbeitrag Oct-2023
148Goel-2021-Towards an Automatic Proof of Lamports Paxos-vor.pdf.jpgGoel, Aman ; Sakallah, Karem Towards an Automatic Proof of Lamport's PaxosInproceedings Konferenzbeitrag Oct-2021
149Yu-2023-Towards Compositional Hardware Model Checking Certification-vor.pdf.jpgYu, Emily ; Froleyks, Nils ; Biere, Armin ; Heljanko, Keijo Towards Compositional Hardware Model Checking CertificationInproceedings Konferenzbeitrag Oct-2023
150Amir-2021-Towards Scalable Verification of Deep Reinforcement Learning-vor.pdf.jpgAmir, Guy ; Schapira, Michael ; Katz, Guy Towards Scalable Verification of Deep Reinforcement LearningInproceedings Konferenzbeitrag Oct-2021
15133_Trace Logic for Inductive Loop Reasoning.pdf.jpgGeorgiou, Pamina ; Gleiss, Bernhard ; Kovacs, Laura Trace Logic for Inductive Loop ReasoningKonferenzbeitrag Inproceedings 2020
152Esen-2022-TRICERA Verifying C Programs Using the Theory of Heaps-vor.pdf.jpgEsen, Zafer ; Ruemmer, Philipp TRICERA Verifying C Programs Using the Theory of HeapsInproceedings Konferenzbeitrag Oct-2022
15303_Tutorial on World_Level Model Checking.pdf.jpgBiere, Armin Tutorial on World-Level Model CheckingKonferenzbeitrag Inproceedings 2020
15426_Using model checking tools to triage the severity of security bugs in the Xen hypervisor.pdf.jpgCook, Byron ; Döbel, Björn ; Kroening, Daniel ; Manthey, Norbert ; Pohlack, Martin ; Polgreen, Elizabeth ; Tautschnig, Michael ; Wieczorkiewicz, Pawel Using model checking tools to triage the severity of security bugs in the Xen hypervisorKonferenzbeitrag Inproceedings 2020
155Padon-2022-Verification of Distributed Protocols Decidable Modeling and I...-vor.pdf.jpgPadon, Oded Verification of Distributed Protocols: Decidable Modeling and Invariant InferenceKonferenzbeitrag Inproceedings Oct-2022
156Amir-2022-Verification-Aided Deep Ensemble Selection-vor.pdf.jpgAmir, Guy ; Zelazny, Tom ; Katz, Guy ; Schapira, Michael Verification-Aided Deep Ensemble SelectionKonferenzbeitrag Inproceedings Oct-2022
157Codel-2023-Verified Encodings for SAT Solvers-vor.pdf.jpgCodel, Cayden ; Avigad, Jeremy ; Heule, Marijn Verified Encodings for SAT SolversInproceedings Konferenzbeitrag Oct-2023
15827_Verifying Properties of Bit_vector Multiplication Using Cutting Planes Reasoning.pdf.jpgLiew, Vincent ; Beame, Paul ; Devriendt, Jo ; Elffers, Jan ; Nordström, Jakob Verifying Properties of Bit-vector Multiplication Using Cutting Planes ReasoningKonferenzbeitrag Inproceedings 2020
159Chockler-2022-Why Do Things Go Wrong or RightApplications of Causal Reaso...-vor.pdf.jpgChockler, Hana Why Do Things Go Wrong (or Right)_Applications of Causal Reasoning to VerificationKonferenzbeitrag Inproceedings Oct-2022
160Tollec-2023-ArchiFI Formal Modeling and Verification Strategies for Micro...-vor.pdf.jpgTollec, Simon ; Asavoae, Mihail ; Couroussé, Damien ; Heydemann, Karine ; Jan, Mathieu µArchiFI: Formal Modeling and Verification Strategies for Microarchitetural Fault InjectionsInproceedings Konferenzbeitrag Oct-2023