<div class="csl-bib-body">
<div class="csl-entry">Maroun, E. J., Schoeberl, M., & Puschner, P. (2024). Two-Step Register Allocation for Implementing Single-Path Code. In <i>2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)</i> (pp. 1–12). IEEE. https://doi.org/10.1109/ISORC61049.2024.10551362</div>
</div>
-
dc.identifier.uri
http://hdl.handle.net/20.500.12708/203682
-
dc.description.abstract
Register allocation is a crucial step in the compilation pipeline that decides what program values occupy which physical registers. Single-path code's use of predicated instructions instead of branching control-flow means register allocation must also allocate predicate registers. In this paper, we improve the original single-path transformation to allow generic register allocators to allocate predicate registers. Our improved transformation splits register allocation into two. First, the general-purpose registers are allocated as usual using a generic register allocator. Then, the main steps of the single-path transformation are performed while still using virtual predicate registers. Lastly, register allocation is rerun using the generic allocator to allocate the predicate registers. Our results show the improved single-path transformation increasing performance by up to 80 % and reducing code size by up to 43 % compared to the original transformation that uses a custom predicate allocator.
en
dc.language.iso
en
-
dc.subject
constant execution time
en
dc.subject
real-time systems
en
dc.subject
single-path
en
dc.subject
time-predictable computer architecture
en
dc.title
Two-Step Register Allocation for Implementing Single-Path Code
en
dc.type
Inproceedings
en
dc.type
Konferenzbeitrag
de
dc.contributor.affiliation
Technical University of Denmark, Denmark
-
dc.relation.isbn
979-8-3503-7129-1
-
dc.relation.doi
10.1109/ISORC61049.2024
-
dc.description.startpage
1
-
dc.description.endpage
12
-
dc.type.category
Full-Paper Contribution
-
dc.relation.eissn
2770-162X
-
tuw.booktitle
2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)
-
tuw.peerreviewed
true
-
tuw.relation.publisher
IEEE
-
tuw.researchTopic.id
I2
-
tuw.researchTopic.name
Computer Engineering and Software-Intensive Systems
-
tuw.researchTopic.value
100
-
tuw.publication.orgunit
E191-01 - Forschungsbereich Cyber-Physical Systems
-
tuw.publication.orgunit
E056-15 - Fachbereich Resilient Embedded Systems
-
tuw.publication.orgunit
E056-17 - Fachbereich Trustworthy Autonomous Cyber-Physical Systems
-
tuw.publisher.doi
10.1109/ISORC61049.2024.10551362
-
dc.description.numberOfPages
12
-
tuw.author.orcid
0000-0002-3675-3376
-
tuw.author.orcid
0000-0002-2495-0778
-
tuw.event.name
2024 IEEE 27th International Symposium on Real-Time Distributed Computing (ISORC)
en
tuw.event.startdate
22-05-2024
-
tuw.event.enddate
25-05-2024
-
tuw.event.online
Hybrid
-
tuw.event.type
Event for scientific audience
-
tuw.event.place
Carthage, Tunis
-
tuw.event.country
TN
-
tuw.event.presenter
Maroun, Emad Jacob
-
wb.sciencebranch
Informatik
-
wb.sciencebranch
Elektrotechnik, Elektronik, Informationstechnik
-
wb.sciencebranch
Mathematik
-
wb.sciencebranch.oefos
1020
-
wb.sciencebranch.oefos
2020
-
wb.sciencebranch.oefos
1010
-
wb.sciencebranch.value
50
-
wb.sciencebranch.value
40
-
wb.sciencebranch.value
10
-
item.languageiso639-1
en
-
item.openairetype
conference paper
-
item.grantfulltext
none
-
item.fulltext
no Fulltext
-
item.cerifentitytype
Publications
-
item.openairecristype
http://purl.org/coar/resource_type/c_5794
-
crisitem.author.dept
E191-01 - Forschungsbereich Cyber-Physical Systems
-
crisitem.author.dept
E191-01 - Forschungsbereich Cyber-Physical Systems