Strichman, Ofer

Network Lab View Statistics Email Alert RSS Feed

Name Card

Full name Familienname, Vorname
Strichman, Ofer
 
Main Affiliation Organisations­zuordnung
 

Own Publications Eigene Publikationen

Results 1-1 of 1 (Search time: 0.001 seconds).

PreviewAuthor(s)TitleTypeIssue Date
1Ivrii-2021-Exploiting Isomorphic Subgraphs in SAT-vor.pdf.jpgIvrii, Alexander ; Strichman, Ofer Exploiting Isomorphic Subgraphs in SATInproceedings Oct-2021

Contributing Publications Mitbeteiligte Publikationen

Results 1-20 of 40 (Search time: 0.006 seconds).

PreviewAuthors / EditorsTitleTypeIssue Date
1Slivovsky-2022-Quantified CDCL with Universal Resolution-vor.pdf.jpgSlivovsky, Friedrich Quantified CDCL with Universal ResolutionInproceedings Konferenzbeitrag 28-Jul-2022
2Ganian-2022-Weighted Model Counting with Twin-Width-vor.pdf.jpgGanian, Robert ; Pokrývka, Filip ; Schidler, André ; Simonov, Kirill ; Szeider, Stefan Weighted Model Counting with Twin-WidthInproceedings Konferenzbeitrag 28-Jul-2022
3Georgiou, Pamina ; Gleiss, Bernhard ; Kovacs, Laura Trace Logic for Inductive Loop ReasoningKonferenzbeitrag Inproceedings 2020
401_Anytime Algorithms for MaxSAT and Beyond.pdf.jpgNadel, Alexander Anytime Algorithms for MaxSAT and BeyondKonferenzbeitrag Inproceedings 2020
504_How testable is business software.pdf.jpgSchrammel, Peter How testable is business software?Konferenzbeitrag Inproceedings 2020
605_From Correctness to High Quality.pdf.jpgKupferman, Orna From Correctness to High QualityKonferenzbeitrag Inproceedings 2020
703_Tutorial on World_Level Model Checking.pdf.jpgBiere, Armin Tutorial on World-Level Model CheckingKonferenzbeitrag Inproceedings 2020
8Ivrii Alexander - 2020 - Proceedings of the 20th Conference on Formal Methods in...pdf.jpgIvrii, Alexander ; Strichman, Ofer Proceedings of the 20th Conference on Formal Methods in Computer-Aided Design – FMCAD 2020Tagungsband Proceedings 2020
933_Trace Logic for Inductive Loop Reasoning.pdf.jpgGeorgiou, Pamina ; Gleiss, Bernhard ; Kovacs, Laura Trace Logic for Inductive Loop ReasoningKonferenzbeitrag Inproceedings 2020
1008_Accelerating Parallel Verification via Complementary Property Partitioning and Strategy Exploration.pdf.jpgDureja, Rohit ; Baumgartner, Jason ; Kanzelman, Robert ; Williams, Mark ; Rozier, Kristin Y. Accelerating Parallel Verification via Complementary Property Partitioning and Strategy ExplorationKonferenzbeitrag Inproceedings 2020
1127_Verifying Properties of Bit_vector Multiplication Using Cutting Planes Reasoning.pdf.jpgLiew, Vincent ; Beame, Paul ; Devriendt, Jo ; Elffers, Jan ; Nordström, Jakob Verifying Properties of Bit-vector Multiplication Using Cutting Planes ReasoningKonferenzbeitrag Inproceedings 2020
1228_On Optimizing a Generic Function in SAT.pdf.jpgNadel, Alexander On Optimizing a Generic Function in SATKonferenzbeitrag Inproceedings 2020
1330_Reductions for Strings and Regular Expressions.pdf.jpgReynolds, Andrew ; Nötzli, Andres ; Barrett, Clark ; Tinelli, Cesare Reductions for Strings and Regular Expressions RevisitedKonferenzbeitrag Inproceedings 2020
1407_Effective System Level Liveness Verification.pdf.jpgFedotov, Alexander ; Keiren, Jeroen J.A. ; Schmaltz, Julien Effective System Level Liveness VerificationKonferenzbeitrag Inproceedings 2020
1509_A Theoretical Framework for Symbolic Quick Error Detection.pdf.jpgLonsing, Florian ; Mitra, Subhasish ; Barrett, Clark A Theoretical Framework for Symbolic Quick Error DetectionKonferenzbeitrag Inproceedings 2020
1623_Automating Modular Verification of Secure Information Flow.pdf.jpgPick, Lauren ; Fedyukovich, Grigory ; Gupta, Aarti Automating Modular Verification of Secure Information FlowKonferenzbeitrag Inproceedings 2020
1721_Formal Methods with a Touch of Magic.pdf.jpgAlamdari, Parand Alizadeh ; Avni, Guy ; Henzinger, Thomas A. ; Lukina, Anna Formal Methods with a Touch of MagicKonferenzbeitrag Inproceedings 2020
1814_Incremental Verification by SMT_based Summary Repair.pdf.jpgAsadi, Sepideh ; Blicha, Martin ; Hyvärinen, Antti ; Fedyukovich, Grigory ; Sharygina, Natasha Incremental Verification by SMT-based Summary RepairKonferenzbeitrag Inproceedings 2020
1926_Using model checking tools to triage the severity of security bugs in the Xen hypervisor.pdf.jpgCook, Byron ; Döbel, Björn ; Kroening, Daniel ; Manthey, Norbert ; Pohlack, Martin ; Polgreen, Elizabeth ; Tautschnig, Michael ; Wieczorkiewicz, Pawel Using model checking tools to triage the severity of security bugs in the Xen hypervisorKonferenzbeitrag Inproceedings 2020
2011_Distributed Bounded Model Checking.pdf.jpgChatterje, Prantik ; Roy, Subhajit ; Phi Diep, Bui ; Lal, Akash Distributed Bounded Model CheckingKonferenzbeitrag Inproceedings 2020