Title: A hypervisor layer for virtualization of a system-on-chip : a virtualization extension for network-on-chip
Language: English
Authors: Sebastian, Elvin 
Qualification level: Diploma
Keywords: System on chip; Digitale Schaltung; Rekonfigurierbares Businterface
System on chip; Digital circuit; Reconfigur bus interface
Advisor: Jantsch, Axel  
Assisting Advisor: Pongratz, Martin 
Issue Date: 2016
Number of Pages: 66
Qualification level: Diploma
Abstract: 
This work presents a novel concept for a hardware-based virtualization solution, to provide spatial separation between multiple applications on a Cyberphysical System-on-Chip. This Cyberphysical System-on-Chip is able to sense its underlying substrate and adapt to degradation effects in it. The presented virtualization solution will support the Cyberphysical System-on-Chip to adapt its architecture, to meet the performance requirements of its applications, by providing the necessary means to relocate applications to processors, which can provide the performance. The solution introduces a paging approach within a Network-on-Chip interface, known from Memory Management Units in processors, and a configuration scheme, which transforms the network to a virtualization layer within the chip. This approach will provide the means to virtualize entire operating systems and a hardware partitioning scheme to run them.
URI: https://resolver.obvsg.at/urn:nbn:at:at-ubtuw:1-6719
http://hdl.handle.net/20.500.12708/3285
Library ID: AC13335655
Organisation: E384 - Institut für Computertechnik 
Publication Type: Thesis
Hochschulschrift
Appears in Collections:Thesis

Files in this item:

Show full item record

Page view(s)

9
checked on Apr 1, 2021

Download(s)

85
checked on Apr 1, 2021

Google ScholarTM

Check


Items in reposiTUm are protected by copyright, with all rights reserved, unless otherwise indicated.