Holzer, S., Hollauer, C., Ceric, H., Wagner, S., Langer, E., Grasser, T., & Selberherr, S. (2005). Transient Electro-Thermal Investigations of Interconnect Structures Exposed to Mechanical Stress. In J. Lopez, F. V. Fernandez, J. M. Lopez-Villegas, & J. M. de la Rosa (Eds.), VLSI Circuits and Systems II (pp. 380–387). SPIE. https://doi.org/10.1117/12.608414